NDLI: A distributed-memory multi-thread multiprocessor architecture for computer vision and image processing: optimized version of AMP

Content Provider	IEEE Xplore Digital Library
Author	Taniguchi, R.-I. Kawano, T. Amamiya, M.
Copyright Year	1993
Description	Author affiliation: Dept. of Inf. Syst., Kyushu Univ., Fukuoka, Japan (Taniguchi, R.-I.; Kawano, T.; Amamiya, M.)
Abstract	Presents a massively parallel machine for image processing and computer vision, designed to improve the AMP (Autonomous Multiprocessor), a previously designed pure-dataflow-based multiprocessor system for image processing, and to make it faster and more efficient for image processing and computer vision tasks. In the basic design of the AMP there was room for improvement, and, therefore, the authors have recently begun to redesign an improved version of the AMP. The key point of the improvement is to increase the efficiency of execution, especially by optimizing its token matching mechanism, which is indispensable for dataflow-based processors, and the flexibility in its resource management mechanism. The authors first discuss the defects of the previous image processors, then give an overview of the original AMP design. The methodology of its optimization, and the improved system design are presented.
Starting Page	151
Ending Page	160
File Size	986201
Page Count	10
File Format	PDF
ISBN	0818632305
DOI	10.1109/HICSS.1993.270749
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-01-08
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Computer vision Image processing Parallel machines Multiprocessing systems Resource management Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Robust parallel resource management in shared memory multiprocessor systems

Parallel implementation and evaluation of motion estimation system algorithms on a distributed memory multiprocessor using knowledge based mappings

A system design/scheduling strategy for parallel image processing

Nested loops optimization for multiprocessor architecture design

On measuring and evaluating synchronization and virtual memory performance of a multiprocessor with multistage interconnection network

Design of an architecture for multiprocessor system-on-chip (MPSoC)

Computer-aided design of multiprocessor control systems

Multiprocessor SoC design framework on Tightly-Coupled Thread model

A new orthogonal multiprocessor and its application to image processing

A distributed-memory multi-thread multiprocessor architecture for computer vision and image processing: optimized version of AMP

Similar Documents

Robust parallel resource management in shared memory multiprocessor systems

Parallel implementation and evaluation of motion estimation system algorithms on a distributed memory multiprocessor using knowledge based mappings

A system design/scheduling strategy for parallel image processing

Nested loops optimization for multiprocessor architecture design

On measuring and evaluating synchronization and virtual memory performance of a multiprocessor with multistage interconnection network

Design of an architecture for multiprocessor system-on-chip (MPSoC)

Computer-aided design of multiprocessor control systems

Multiprocessor SoC design framework on Tightly-Coupled Thread model

A new orthogonal multiprocessor and its application to image processing

A distributed-memory multi-thread multiprocessor architecture for computer vision and image processing: optimized version of AMP