NDLI: A RISC architecture for multitasking

Content Provider	IEEE Xplore Digital Library
Author	Quammen, D. DuBose, D.K. Tabak, D.
Copyright Year	1988
Description	Author affiliation: George Mason Univ., Fairfax, VA, USA (Quammen, D.; DuBose, D.K.; Tabak, D.)
Abstract	One characteristic of RISC architectures is the availability of a large register bank, usually used as a LIFO stack to house the activation records of procedures. In a multitasking situation, RISC designers have suggested that this stack be copied at every task-context switch. The overhead of this copying is high, and it is frequently cited as the reason for which stack-based architectures should not be used in a multitasking situation. The architecture presented facilitates multitasking by allowing multiple register stacks, created dynamically, to be supported with the same overhead as sequential procedure calls. In addition, it allows registers to be used for other non-LIFO structures, such as object or class instantiations. These register-housed data structures can be accessed by any task or procedure unit.
Starting Page	230
Ending Page	237
File Size	521987
Page Count	8
File Format	PDF
ISBN	0818608412
DOI	10.1109/HICSS.1988.11770
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-01-01
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reduced instruction set computing Multitasking Registers Architecture Switches Data structures Statistics Computer aided instruction Computer languages Handicapped aids
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Register window management for a real-time multitasking RISC

Software considerations for real-time RISC

Prolog oriented architecture using RISC concepts

RISC architecture of the M88000

HARP: a VLIW RISC processor

Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

Architecture and compiler enhancements for PA-RISC workstations

SUNNY-RISC: a VLSI RISC micro-architecture

Pathlengths of SPEC benchmarks for PA-RISC, MIPS, and SPARC

A RISC architecture for multitasking

Similar Documents

Register window management for a real-time multitasking RISC

Software considerations for real-time RISC

Prolog oriented architecture using RISC concepts

RISC architecture of the M88000

HARP: a VLIW RISC processor

Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

Architecture and compiler enhancements for PA-RISC workstations

SUNNY-RISC: a VLSI RISC micro-architecture

Pathlengths of SPEC benchmarks for PA-RISC, MIPS, and SPARC

A RISC architecture for multitasking