NDLI: A simulation study of snoopy cache coherence protocols

Content Provider	IEEE Xplore Digital Library
Author	Tomasevic, M. Milutinovic, V.
Copyright Year	1992
Description	Author affiliation: Dept. of Comput. Eng., Pupin Inst., Belgrade, Yugoslavia (Tomasevic, M.)
Abstract	Snoopy protocols represent a very popular class of hardware cache coherence solutions, especially suitable for bus-based, shared memory multiprocessors. It is not firmly established which of the two main approaches (write-invalidate or write-broadcast) is superior over the wide range of applications. An enhancement of write-invalidate protocols is proposed, introducing the word invalidation capability. Simulations with a synthetic workload model were performed, in order to analyze its behavior, and to compare it with the best representatives of write-invalidate and write-broadcast protocols. Performance evaluation was done for simulated workloads with a lower and a higher degree of sharing, as well. An attempt is made to model some effects of process switching and migration. Finally, some implications of using a more advanced bus technology on snoopy protocols performance is discussed.
Starting Page	427
Ending Page	436
File Size	852954
Page Count	10
File Format	PDF
ISBN	0818624205
DOI	10.1109/HICSS.1992.183192
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-01-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Hardware Very large scale integration Broadcasting Computational modeling Coherence Costs Throughput Programming profession Program processors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Software-Controlled Cache Coherence Optimization for Snoopy-Based SMP System

A novel multiprocessor cache memory

Simulation and Evaluation Snoopy Cache Coherence Protocols with Update Strategy in Shared Memory Multiprocessor Systems

Cache protocols with partial block invalidations

VLSI floating-point processors

Mechanisms For Cooperative Shared Memory

'Synchronized Transitions' on multiprocessors

A Protocol Independent Test Design for Quick Determination of Incoherency in CMPs' Cache

Lightweight arithmetic units for VLSI digital signal processors

A simulation study of snoopy cache coherence protocols

Similar Documents

A Software-Controlled Cache Coherence Optimization for Snoopy-Based SMP System

A novel multiprocessor cache memory

Simulation and Evaluation Snoopy Cache Coherence Protocols with Update Strategy in Shared Memory Multiprocessor Systems

Cache protocols with partial block invalidations

VLSI floating-point processors

Mechanisms For Cooperative Shared Memory

'Synchronized Transitions' on multiprocessors

A Protocol Independent Test Design for Quick Determination of Incoherency in CMPs' Cache

Lightweight arithmetic units for VLSI digital signal processors

A simulation study of snoopy cache coherence protocols