NDLI: The Janus Test: a hierarchical algorithm for computing direction and distance vectors

Content Provider	IEEE Xplore Digital Library
Author	Sogno, J.-C.
Copyright Year	1996
Description	Author affiliation: Inst. Nat. de Recherche en Inf. et Autom., Le Chesnay, France (Sogno, J.-C.)
Abstract	For a compiler, dependence direction vectors are the key structure for many loop parallelizing transformations. More powerful transformations require knowing the valves of the associated distances. However, this generally involves solving many problems. We consider a hierarchical set of problems which differ only in data dependence direction vectors, as in the framework introduced by Burke and Cytron (1886). First, we solve the "basic" problem, without direction constraints, through a fast and exact algorithm composed of a pre-processing phase of reduction and of an integer simplex resolution. If the problem has no solution, we announce an absence of dependence. If a solution exists, we define three new problems, each of them being obtained by adding a constraint associated with one of the three possible direction vectors relative to the first loop index. For each of these problems, if a solution exists, we define three enlarged similar problems involved by the second loop index, and so forth until the last index. The amount of computation for each new problem is very low. Information on the values of the distances is provided. The Janus Test, implemented at INRIA, has been embedded in the parallelizer built within the ESPRIT project COMPARE and in the PARTITA tool of the EUREKA project EUROTOPS.
Starting Page	203
Ending Page	212
File Size	933346
Page Count	10
File Format	PDF
ISBN	0818673249
DOI	10.1109/HICSS.1996.495464
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-01-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Concurrent computing Automatic testing Program processors Performance evaluation Supercomputers Memory architecture Parallel processing Difference equations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in