NDLI: A Unified Programming Model for Intra- and Inter-Node Offloading on Xeon Phi Clusters

Content Provider	IEEE Xplore Digital Library
Author	Noack, Matthias Wende, Florian Steinke, Thomas Cordes, Frank
Copyright Year	2014
Abstract	Standard offload programming models for the Xeon Phi, e.g. Intel LEO and OpenMP 4.0, are restricted to a single compute node and hence a limited number of coprocessors. Scaling applications across a Xeon Phi cluster/supercomputer thus requires hybrid programming approaches, usually MPI+X. In this work, we present a framework based on heterogeneous active messages (HAM-Offload) that provides the means to offload work to local and remote (co)processors using a unified offload API. Since HAM-Offload provides similar primitives as current local offload frameworks, existing applications can be easily ported to overcome the single-node limitation while keeping the convenient offload programming model. We demonstrate the effectiveness of the framework by using it to enable a real-world application from the field of molecular dynamics to use multiple local and remote Xeon Phis. The evaluation shows good scaling behavior. Compared with LEO, performance is equal for large offloads and significantly better for small offloads.
Starting Page	203
Ending Page	214
File Size	319478
Page Count	12
File Format	PDF
ISSN	21674337
e-ISBN	9781479955008
DOI	10.1109/SC.2014.22
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low earth orbit satellites Coprocessors Programming Computational modeling Data transfer Performance evaluation Libraries
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A unified programming model for intra- and inter-node offloading on Xeon Phi clusters

Efficient Intra-node Communication on Intel-MIC Clusters

Offload Compiler Runtime for the Intel® Xeon Phi Coprocessor

Parallelization of FDM/FEM computation for PDEs on PARAM YUVA-II cluster of Xeon Phi coprocessors

Direct MPI Library for Intel Xeon Phi Co-Processors

Performance evaluation of R with Intel Xeon Phi coprocessor

XSW: Accelerating Biological Database Search on Xeon Phi

Performance Evaluation of OpenFOAM* with MPI-3 RMA Routines on Intel® Xeon® Processors and Intel® Xeon Phi™ Coprocessors

Performance and Energy Evaluation of CoMD on Intel Xeon Phi Co-processors

A Unified Programming Model for Intra- and Inter-Node Offloading on Xeon Phi Clusters

Similar Documents

A unified programming model for intra- and inter-node offloading on Xeon Phi clusters

Efficient Intra-node Communication on Intel-MIC Clusters

Offload Compiler Runtime for the Intel® Xeon Phi Coprocessor

Parallelization of FDM/FEM computation for PDEs on PARAM YUVA-II cluster of Xeon Phi coprocessors

Direct MPI Library for Intel Xeon Phi Co-Processors

Performance evaluation of R with Intel Xeon Phi coprocessor

XSW: Accelerating Biological Database Search on Xeon Phi

Performance Evaluation of OpenFOAM* with MPI-3 RMA Routines on Intel® Xeon® Processors and Intel® Xeon Phi™ Coprocessors

Performance and Energy Evaluation of CoMD on Intel Xeon Phi Co-processors

A Unified Programming Model for Intra- and Inter-Node Offloading on Xeon Phi Clusters