NDLI: Tiling Optimizations for 3D Scientific Computations

Content Provider	IEEE Xplore Digital Library
Author	Rivera, G. Chau-Wen Tseng
Copyright Year	2000
Description	Author affiliation: University of Maryland (Rivera, G.)
Abstract	Compiler transformations can significantly improve data locality for many scientific programs. In this paper, we show iterative solvers for partial differential equations (PDEs) in three dimensions require new compiler optimizations not needed for 2D codes, since reuse along the third dimension cannot fit in cachefor larger problem sizes. Tiling is a program transformation compilers can apply to capture this reuse, but successful application of tiling requires selection of non-conflicting tiles and/or padding array dimensions to eliminate conflicts. We present new algorithms and cost models for selecting tiling shapes and array pads. We explain why tiling is rarely needed for 2D PDE solvers, but can be helpful for 3D stencil codes. Experimental results show tiling 3D codes can reduce miss rates and achieve performance improvements of 17-121% for key scientific kernels, including a 27% average improvement for the key computational loop nest in the SPEC/NAS benchmark MGRID.
Starting Page	32
Ending Page	32
File Size	362123
Page Count	1
File Format	PDF
ISBN	0780398025
ISSN	10639535
DOI	10.1109/SC.2000.10015
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-11-04
Access Restriction	Subscribed
Rights Holder	Non IEEE
Subject Keyword	Jacobian matrices Program processors Kernel Partial differential equations Microprocessors Computer science Educational institutions Optimizing compilers Tiles Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Locality Optimizations for Multi-Level Caches

Better Tiling and Array Contraction for Compiling Scientific Programs

Advanced compiler optimizations for sparse computations

Two-dimensional orthogonal tiling: from theory to practice

Tiling optimizations for 3D scientific computations

Code tiling for improving the cache performance of PDE solvers

Quantitative evaluation of the register stack engine and optimizations for future Itanium processors

An analytical model for loop tiling and its solution

Tiling optimizations for 3d scientific computations (2000).

Tiling Optimizations for 3D Scientific Computations

Similar Documents

Locality Optimizations for Multi-Level Caches

Better Tiling and Array Contraction for Compiling Scientific Programs

Advanced compiler optimizations for sparse computations

Two-dimensional orthogonal tiling: from theory to practice

Tiling optimizations for 3D scientific computations

Code tiling for improving the cache performance of PDE solvers

Quantitative evaluation of the register stack engine and optimizations for future Itanium processors

An analytical model for loop tiling and its solution

Tiling optimizations for 3d scientific computations (2000).

Tiling Optimizations for 3D Scientific Computations