NDLI: A Programmable Preprocessor for Parallelizing Fortran-90

Content Provider	IEEE Xplore Digital Library
Author	Rosing, M. Yabusaki, S.
Copyright Year	1999
Description	Author affiliation: Peak Five (Rosing, M.)
Abstract	A programmable preprocessor that generates portable and efficient parallel Fortran-90 code has been successfully used in the development of a variety of environmental transport simulators for the Department of Energy. The tool provides the basic functionality of a traditional preprocessor where directives are embedded in a serial Fortran program and interpreted by the preprocessor to produce parallel Fortran code with MPI calls. The unique aspect of this work is that the user can make additions to, or modify, these directives. The directives reside in a preprocessor library and changes to this library can range from small changes to customize an existing library, to larger changes for porting a library, to completely replacing the library. The preprocessor is programmed with a library of directives written in a C-like language, called DL, that has added support for manipulating Fortran code fragments. The primary benefits to the user are twofold: It is fairly easy for any user to generate efficient, parallel code from Fortran-90 with embedded directives, and the long term viability of the users software is guaranteed. This is because the source code will always run on a serial machine (the directives are transparent to standard Fortran compilers), and the preprocessor library can be modified to work with different hardware and software environments. A 4000 line preprocessor library has been written and used to parallelize roughly 50,000 lines of groundwater modeling code. The programs have been ported to a wide range of parallel architectures. Performance of these programs is similar to programs explicitly written for a parallel machine. Binaries of the preprocessor core, as well as the preprocessor library source code used in our groundwater modeling codes are currently available.
Starting Page	3
Ending Page	3
File Size	167835
Page Count	1
File Format	PDF
ISBN	1581130910
DOI	10.1109/SC.1999.10062
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-11-13
Access Restriction	Subscribed
Rights Holder	Non IEEE
Subject Keyword	Parallel programming Computer architecture Parallel processing Software libraries Parallel machines Message passing Laboratories Embedded software Code standards Software standards
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A programmable preprocessor for parallelizing Fortran-90

An evaluation of message passing implementations on Beowulf workstations

BBN TC2000 architecture and programming models

SMP-aware message passing programming

Towards abstraction of message passing programming

Software Standards for the Multicore Era

A Hybrid Reconfigurable Cluster-on-Chip Architecture with Message Passing Interface for Image Processing Applications

MPI-2: standards beyond the message-passing model

OpenMP: a parallel standard for the masses

A Programmable Preprocessor for Parallelizing Fortran-90

Similar Documents

A programmable preprocessor for parallelizing Fortran-90

An evaluation of message passing implementations on Beowulf workstations

BBN TC2000 architecture and programming models

SMP-aware message passing programming

Towards abstraction of message passing programming

Software Standards for the Multicore Era

A Hybrid Reconfigurable Cluster-on-Chip Architecture with Message Passing Interface for Image Processing Applications

MPI-2: standards beyond the message-passing model

OpenMP: a parallel standard for the masses

A Programmable Preprocessor for Parallelizing Fortran-90