NDLI: On the Feasibility of Optical Circuit Switching for High Performance Computing Systems

Content Provider	IEEE Xplore Digital Library
Author	Barker, K.J. Benner, A. Hoare, R. Hoisie, A. Jones, A.K. Kerbyson, D.K. Li, D. Melhem, R. Rajamony, R. Schenfeld, E. Shao, S. Stunkel, C. Walker, P.
Copyright Year	2005
Description	Author affiliation: Los Alamos National Laboratory (Barker, K.J.)
Abstract	The interconnect plays a key role in both the cost and performance of large-scale HPC systems. The cost of future high-bandwidth electronic interconnects mushrooms due to expensive optical transceivers needed between electronic switches. We describe a potentially cheaper and more power-efficient approach to building high-performance interconnects. Through empirical analysis of HPC applications, we find that the bulk of inter-processor communication (barring collectives) is bounded in degree and changes very slowly or never. Thus we propose a two-network interconnect: An Optical Circuit Switching (OCS) network handling long-lived bulk data transfers, using optical switches; and a secondary lower-bandwidth Electronic Packet Switching (EPS) network. An OCS could be significantly cheaper, as it uses fewer optical transceivers than an electronic network. Collectives and transient communication packets traverse the electronic network. We present compiler techniques and dynamic run-time policies, using this two-network interconnect. Simulation results show that our approach provides high performance at low cost.
Starting Page	16
Ending Page	16
File Size	1071002
Page Count	1
File Format	PDF
ISBN	1595930612
DOI	10.1109/SC.2005.48
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switching circuits High performance computing Optical packet switching Integrated circuit interconnections Optical interconnections Power system interconnection Costs Transceivers Optical switches Communication switching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Symbolic expression analysis for compiled communication

A compiler-based communication analysis approach for multiprocessor systems

High performance photonic integrated circuits for coherent fiber communication

Optical interconnects for high performance computing

A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks

Visualization for shipboard power systems

Compiler Techniques for Efficient Communications in Circuit Switched Networks for Multiprocessor Systems

Future interconnect requirements in high-speed switches for Internet backbones

Interconnects for military systems

On the Feasibility of Optical Circuit Switching for High Performance Computing Systems

Similar Documents

Symbolic expression analysis for compiled communication

A compiler-based communication analysis approach for multiprocessor systems

High performance photonic integrated circuits for coherent fiber communication

Optical interconnects for high performance computing

A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks

Visualization for shipboard power systems

Compiler Techniques for Efficient Communications in Circuit Switched Networks for Multiprocessor Systems

Future interconnect requirements in high-speed switches for Internet backbones

Interconnects for military systems

On the Feasibility of Optical Circuit Switching for High Performance Computing Systems