NDLI: Design of Synchronous and Asynchronous Architectures for DFT based Adaptive Equalizer

Content Provider	IEEE Xplore Digital Library
Author	Santha, K.R. Vaidehi, V.
Copyright Year	2004
Description	Author affiliation: Sri Venkateswara College of Engg. (Santha, K.R.)
Abstract	This paper presents the design of synchronous and asynchronous architectures for a Discrete Fourier Transform (DFT) based Finite Impulse Response (FIR) filter. The one dimensional filter is based on the delayed Least Mean Squares (DLMS) algorithm. The architecture is derived for a 1×4 array of processing elements. The proposed synchronous architecture is applied in adaptive equalization and the convergence results are analyzed using Matlab. The functionality of the architecture is verified by simulation via Actel¿s Veribest VHDL simulator. The synchronous architecture is modified to operate in asynchronous mode by implementing a two phase handshaking protocol between the processing elements (PEs). The performance of the proposed architectures is analyzed in terms of speed up, adaptation delay and throughput. The proposed DFT based DLMS systolic architecture leads to faster convergence when compared to conventional DLMS systolic architecture. In the asynchronous architecture the processors are clock independent. This reduces the adaptation delay and increases the throughput. The architectures are highly modular and very much suitable for VLSI implementation.
Starting Page	383
Ending Page	389
File Size	2082427
Page Count	7
File Format	PDF
ISBN	0780383680
DOI	10.1109/SECON.2004.1287947
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-03-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adaptive equalizers Discrete Fourier transforms Delay Least squares approximation Finite impulse response filter Convergence Throughput Very large scale integration Discrete transforms Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in