NDLI: The advantages of tetrode geometry for power transistors

Content Provider	IEEE Xplore Digital Library
Author	Mooers, H. Maupin, J.
Copyright Year	1958
Description	Author affiliation: Minneapolis-Honeywell Reg. Co., Minneapolis, MN, USA (Mooers, H.)
Abstract	It can be seen that the leakage currents in a common emitter triode are determined by the input circuitry and quiescent bias levels. In all cases, the lower leakage current limit is approximated by $I_{CBO}.$ With triode common emitter circuitry, it is difficult to attain low values of circuit leakage without severely lowering the normal stage gain. The power tetrode differs from the triode in that it has two isolated base connections, making it possible to insert the signal through one base while using the remaining base to establish the desired no-signal leakage condition. Thus, if both bases of the tetrode are tied together, the unit behaves like a triode. If the base is connected to the emitter, the zero signal leakage current equals $I_{CES}$ irrespective of the impedance level of the other base, and the transfer function of the signal base is made more linear at a somewhat reduced level and exhibits a slight input threshold. If one base is restrained by a voltage equal to the floating potential, the common emitter leakage current is reduced to $I_{CBO},$ and the transfer function remains essentially the same. Further restraint on the base will cause the input threshold to increase, a feature desirable in certain switching and control applications. Even greater advantage can be achieved with a tetrode using a temperature-sensitive bias source because, with a tetrode, the biasing circuit does not reduce the gain by shunting the input circuit and, because of the isolation, the temperature-sensing unit will not be affected by the input signal level. A practical direct-cuoupled audio amplifier is presented to illustrate the mechanisms that may be used to achieve superior performance, stability, and linearity with a minimum of expensive components. A class-A single-ended circuit is used to illustrate the linearity of the device under large signal conditions. The common-emitter cascade is chosen because of its inherent high gain and its amenability to direct coupling.
Starting Page	45
Ending Page	46
File Size	306890
Page Count	2
File Format	PDF
DOI	10.1109/ISSCC.1958.1155598
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1958-02-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Geometry Power transistors Impedance Leakage current Power amplifiers Circuit testing Frequency Feedback circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design considerations for feedback amplifiers

Current dumping: a novel linearisation technique for RF power transistors

Recent Developments in Microwave Power Transistors

500-Mc. Transmitting Tetrode Design Considerations

Junction-gate FET RF power amplifier

High frequency complementary transistors in silicon monolithic circuits

Design and implementation of a CMOS power feedback linearization IC for RF power amplifiers

Current Feedback Operational Amplifiers And Current Conveyors; An Overview And Recent Developments

Frequency compensation techniques for monolithic amplifiers

The advantages of tetrode geometry for power transistors

Similar Documents

Design considerations for feedback amplifiers

Current dumping: a novel linearisation technique for RF power transistors

Recent Developments in Microwave Power Transistors

500-Mc. Transmitting Tetrode Design Considerations

Junction-gate FET RF power amplifier

High frequency complementary transistors in silicon monolithic circuits

Design and implementation of a CMOS power feedback linearization IC for RF power amplifiers

Current Feedback Operational Amplifiers And Current Conveyors; An Overview And Recent Developments

Frequency compensation techniques for monolithic amplifiers

The advantages of tetrode geometry for power transistors