NDLI: 60 GHz LNAs in 90 nm CMOS technology

Content Provider	IEEE Xplore Digital Library
Author	Malignaggi, A. Hamidian, A. Ran Shu Kamal, A.M. Kravets, A. Boeck, G.
Copyright Year	2012
Description	Author affiliation: Microwave Engineering Lab, Berlin Institute of Technology, Germany (Malignaggi, A.; Hamidian, A.; Ran Shu; Kamal, A.M.; Kravets, A.; Boeck, G.)
Abstract	This paper presents two fully integrated 60 GHz single stage low noise amplifiers for wireless applications using the cascode topology. The two different amplifiers have been optimized for different purposes, one for low noise and the other for high gain. They are implemented in a 90 nm low power CMOS technology. The matching networks have been realized using shielded coplanar transmission lines. The low noise stage achieves 5.6 dB small signal gain and 7.5 dB noise figure, while the gain stage reaches 7.1 dB small signal gain and 8.5 dB noise figure. Both the stages consume approximately 7 mW. The detailed design procedure and the achieved measurement results are presented in this work.
Starting Page	1
Ending Page	4
File Size	1880468
Page Count	4
File Format	PDF
ISBN	9781467344548
ISSN	21610827
e-ISBN	9781467344555
e-ISBN	9781467344531
DOI	10.1109/ISSSE.2012.6374288
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-03
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gain Noise CMOS integrated circuits Noise figure Gain measurement CMOS technology High data rate wireless applications 60 GHz 90 nm CMOS technology Cascode
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analytical study and performance comparison of mm-wave CMOS LNAs

Multi-gigabit 60 GHz OOK front-end in 90 nm CMOS

60 GHz power amplifier utilizing 90 nm CMOS technology

A wideband Gilbert cell up-converter in 90 nm CMOS for 60 GHz application

Low noise radio frequency integrated circuits in 90 nm SOI CMOS up to 60 GHz

A 60-GHz high-gain, low-power, 3.7-dB noise-figure low-noise amplifier in 90-nm CMOS

A 60-GHz high-gain, low-power, 3.7-dB noise-figure low-noise amplifier in 90-nm CMOS

A 130 nm CMOS LNA for 30 GHz applications

A temperature variation compensated 60-GHz low-noise amplifier in 90-nm CMOS technology

60 GHz LNAs in 90 nm CMOS technology

Similar Documents

Analytical study and performance comparison of mm-wave CMOS LNAs

Multi-gigabit 60 GHz OOK front-end in 90 nm CMOS

60 GHz power amplifier utilizing 90 nm CMOS technology

A wideband Gilbert cell up-converter in 90 nm CMOS for 60 GHz application

Low noise radio frequency integrated circuits in 90 nm SOI CMOS up to 60 GHz

A 60-GHz high-gain, low-power, 3.7-dB noise-figure low-noise amplifier in 90-nm CMOS

A 60-GHz high-gain, low-power, 3.7-dB noise-figure low-noise amplifier in 90-nm CMOS

A 130 nm CMOS LNA for 30 GHz applications

A temperature variation compensated 60-GHz low-noise amplifier in 90-nm CMOS technology

60 GHz LNAs in 90 nm CMOS technology