NDLI: Computer arithmetic architectures with redundant number systems

Content Provider	IEEE Xplore Digital Library
Author	Srinivas, H.R. Parhi, K.K.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA (Srinivas, H.R.; Parhi, K.K.)
Abstract	Redundant arithmetic number systems are gaining popularity in computationally intensive environments particularly because of the carry-free addition/subtraction properties they possess. This property has enabled arithmetic operations such as addition, multiplication, division, square root, etc., to be performed much faster than with conventional binary number systems. In this paper, some of the recent contributions to the area of design of redundant arithmetic based addition, multiplication, division, and square root algorithms and architectures are briefly discussed. Also, only the use of bit/digit-parallel implementation for architectures is discussed so that the enhancement in speed through the use of redundant arithmetic becomes immediately apparent as opposed to the use of bit/digit-serial architectures, where the primary justification for their use is to conserve area. A new radix 2 division algorithm using over-redundant radix 2 quotient digits and requiring a 2 digit quotient selection function is also presented.
Starting Page	182
Ending Page	186
File Size	561434
Page Count	5
File Format	PDF
ISBN	0818664053
ISSN	10586393
DOI	10.1109/ACSSC.1994.471441
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-10-31
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital arithmetic Computer architecture Signal processing algorithms Very large scale integration Algorithm design and analysis Application software Digital signal processing chips Cryptography Circuits Silicon
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automated design of DSP array processor chips

Optimization of real-time VLSI architectures for distributed arithmetic-based algorithms: application to HDTV filters

RNS representations with redundant residues

Architecture and circuit design for DSP-ASIC

High speed bit-level pipelined architectures for redundant CORDIC implementation

Hardware Efficient Algorithm for Complex Arithmetic

Architectures for exponentiation in GF(2/sup m/)

VLSI digital signal processing education

Recent advances in DSP systems

Computer arithmetic architectures with redundant number systems

Similar Documents

Automated design of DSP array processor chips

Optimization of real-time VLSI architectures for distributed arithmetic-based algorithms: application to HDTV filters

RNS representations with redundant residues

Architecture and circuit design for DSP-ASIC

High speed bit-level pipelined architectures for redundant CORDIC implementation

Hardware Efficient Algorithm for Complex Arithmetic

Architectures for exponentiation in GF(2/sup m/)

VLSI digital signal processing education

Recent advances in DSP systems

Computer arithmetic architectures with redundant number systems