NDLI: Universal read/write buffer for multiprocessor cache coherency schemes

Content Provider	IEEE Xplore Digital Library
Author	Tri CaoHuu Winson Yong Kwangho Lee
Copyright Year	1993
Description	Author affiliation: Dept. of Electr. Eng., San Jose State Univ., CA, USA (Tri CaoHuu; Winson Yong; Kwangho Lee)
Abstract	There are many publications in the area of cache coherence for multiprocessor systems as shared memory has proved to be a very effective approach to high speed performance. However, most of the works reported are limited to applications of multiprocessor systems using a single protocol. As the complexity of the multiprocessor system increases, the demand for using mixed computers in one system is more and more pronounced. We present the design and implementation of universal read/write buffer which supports multiprocessor cache coherence of different protocols. An analysis of the approach is made, and the hardware and algorithm are discussed in detail. The complete design has been simulated successfully in VHDL. Our analysis shows that, for given system parameters, the performance of the cache system is improved by more than 200% if the universal buffer is used.
Starting Page	785
Ending Page	790
File Size	597893
Page Count	6
File Format	PDF
ISBN	0818641207
ISSN	10586393
DOI	10.1109/ACSSC.1993.342629
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-11-01
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiprocessing systems Protocols Application software Algorithm design and analysis Hardware Computational modeling Performance analysis
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance analysis of a cache-coherent multiprocessor based on hierarchical multiple buses

A trace-driven simulator for performance evaluation of cache-based multiprocessor systems

Hardware rollback recovery schemes for multiprocessor systems

Hardware-based methods for maintaining cache coherency in a multiprocessor system

An enhanced dynamic packet buffer management

Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System

Fast and fair mutual exclusion for shared memory systems

Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor

Design of an adaptive cache coherence protocol for large scale multiprocessors

Universal read/write buffer for multiprocessor cache coherency schemes

Similar Documents

Performance analysis of a cache-coherent multiprocessor based on hierarchical multiple buses

A trace-driven simulator for performance evaluation of cache-based multiprocessor systems

Hardware rollback recovery schemes for multiprocessor systems

Hardware-based methods for maintaining cache coherency in a multiprocessor system

An enhanced dynamic packet buffer management

Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System

Fast and fair mutual exclusion for shared memory systems

Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor

Design of an adaptive cache coherence protocol for large scale multiprocessors

Universal read/write buffer for multiprocessor cache coherency schemes