NDLI: Optimized Message Passing Schedules for LDPC Decoding

Content Provider	IEEE Xplore Digital Library
Author	Radosavljevic, P. de Baynast, A. Cavallaro, J.R.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX (Radosavljevic, P.; de Baynast, A.; Cavallaro, J.R.)
Abstract	The major drawback of the LDPC codes versus the turbo-codes is their comparative low convergence speed: 25-30 iterations vs. 8-10 iterations for turbo-codes. Recently, Hocevar showed by simulations that the convergence rate of the LDPC decoder can be accelerated by exploiting a `turbo-scheduling' applied on the bit-node messages (rows of the parity check matrix). In this paper, we show analytically that the convergence rate for this type of scheduling is about two times increased for most of the regular LDPC codes. Second we prove that `turbo-scheduling' applied on the rows of the parity check matrix is identical belief propagation algorithm as standard message passing algorithm. Furthermore, we propose two new message passing schedules: 1) a turbo-scheduling is applied on the check-node messages (columns of the parity check matrix); and 2) a hybrid version of both previous schedules where the turbo-effect is applied on both check-nodes and bit-nodes. Frame error rate simulations validate the effectiveness of the proposed schedules
Starting Page	591
Ending Page	595
File Size	287706
Page Count	5
File Format	PDF
ISBN	1424401313
ISSN	10586393
DOI	10.1109/ACSSC.2005.1599818
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Message passing Parity check codes Convergence Iterative decoding Scheduling algorithm Algorithm design and analysis Turbo codes Acceleration Belief propagation Error analysis
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Serial Message-Passing Schedules for LDPC Decoding

A Modified Belief Propagation Decoding Algorithm of LDPC Codes for Fast Convergence

Convergence analysis of generalized serial message-passing schedules

Analysis of LDPC decoding schedules

Fast convergence decoding scheme for regular LDPC codes

Informed Dynamic Scheduling for Belief-Propagation Decoding of LDPC Codes

Serial Schedules for Belief-Propagation: Analysis of Convergence Time

Low-density parity-check codes with 2-state trellis decoding

Generalized serial schedules for iterative decoding of LDPC codes

Optimized Message Passing Schedules for LDPC Decoding

Similar Documents

Efficient Serial Message-Passing Schedules for LDPC Decoding

A Modified Belief Propagation Decoding Algorithm of LDPC Codes for Fast Convergence

Convergence analysis of generalized serial message-passing schedules

Analysis of LDPC decoding schedules

Fast convergence decoding scheme for regular LDPC codes

Informed Dynamic Scheduling for Belief-Propagation Decoding of LDPC Codes

Serial Schedules for Belief-Propagation: Analysis of Convergence Time

Low-density parity-check codes with 2-state trellis decoding

Generalized serial schedules for iterative decoding of LDPC codes

Optimized Message Passing Schedules for LDPC Decoding