NDLI: Improving the effectiveness of floating point arithmetic

Content Provider	IEEE Xplore Digital Library
Author	Fahmy, H.A.H. Liddicoat, A.A. Flynn, M.J.
Copyright Year	2001
Description	Author affiliation: Comput. Syst. Lab., Stanford Univ., CA, USA (Fahmy, H.A.H.)
Abstract	This work presents several techniques to improve the effectiveness of floating point arithmetic computations. A partially redundant number system is proposed as an internal format for arithmetic operations. The redundant number system enables carry free arithmetic operations to improve performance. Conversion from the proposed internal format back to the standard IEEE format is done only when an operand is written to memory. Efficient arithmetic units for floating point addition, multiplication and division are proposed using the redundant number system. This proposed system achieves overall better performance across all of the functional units when compared to state-of-the-art designs. The proposed internal format and arithmetic units comply with all the rounding modes of the IEEE 754 floating point standard.
Starting Page	875
Ending Page	879
File Size	490314
Page Count	5
File Format	PDF
ISBN	078037147X
ISSN	10586393
DOI	10.1109/ACSSC.2001.987049
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-11-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Floating-point arithmetic Laboratories USA Councils Signal processing Signal processing algorithms Circuits Sections ANSI standards Standards development Registers
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The case for a redundant format in floating point arithmetic

Variable-correction truncated floating point multipliers

Computing Integer Powers in Floating-Point Arithmetic

A Formal Specification of the IEEE Floating-Point Standard with Application to the Verification of F

A combined interval and floating-point divider

Automatic Floating-Point to Fixed-Point Transformations

A VLSI Based Ultra Fast FFT

On producing exactly rounded results in digit-serial on-line arithmetic

Design of a high-speed arithmetic datapath

Improving the effectiveness of floating point arithmetic

Similar Documents

The case for a redundant format in floating point arithmetic

Variable-correction truncated floating point multipliers

Computing Integer Powers in Floating-Point Arithmetic

A Formal Specification of the IEEE Floating-Point Standard with Application to the Verification of F

A combined interval and floating-point divider

Automatic Floating-Point to Fixed-Point Transformations

A VLSI Based Ultra Fast FFT

On producing exactly rounded results in digit-serial on-line arithmetic

Design of a high-speed arithmetic datapath

Improving the effectiveness of floating point arithmetic