NDLI: Comparison of look-up table minimization methods for real-time power amplifier simulation

Content Provider	IEEE Xplore Digital Library
Author	Yan Zhang Mammela, A.
Copyright Year	2005
Description	Author affiliation: VTT Electron., Oulu, Finland (Yan Zhang; Mammela, A.)
Abstract	Look-up table (LUT) is one of the most popular methods for simulating the nonlinear characteristics of radio frequency (RF) power amplifiers. In this paper two practical methods for minimizing the LUT size are assessed for fast and flexible simulations using field programmable gate array (FPGA) circuits. They are cubic-spline interpolation and segmented nonuniform table indexing methods. The implementation architectures for these two approaches were developed and implemented. In addition, a suitable evaluation criterion for this kind of new applications is proposed in this paper. Implementation complexity and goodness of curve reconstruction were both considered so that the evaluation process could be more accurate and complete. The numerical comparisons show that the reconstruction performance of the cubic-spline interpolation method outperforms the nonuniform table indexing method dramatically by the sacrifice of a number of multipliers and double memory resources. The results also show that different segmentation schemes can considerably affect the performance of the segmented nonuniform indexing method.
Starting Page	629
Ending Page	634
File Size	1195642
Page Count	6
File Format	PDF
ISBN	0780393333
ISSN	15206130
DOI	10.1109/SIPS.2005.1579942
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-02
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Table lookup Minimization methods Power amplifiers Circuit simulation Indexing Radiofrequency amplifiers Radio frequency Field programmable gate arrays Interpolation Flexible printed circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Adaptive predistortion for RF power amplifier based on new look-up table indexing method

Modeling Power Amplifier Nonlinearities with Artifical Neural Network

A FPGA based digital predistorter for RF power amplifiers with memory effects

Multi-level logic minimization based on minimal support and its application to the minimization of look-up table type FPGAs

Optimization design of FPGA-based look-up-tables for linearizing RF power amplifiers

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

Optimum indexing in predistorting amplifier linearizers

Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Area and delay mapping for table-look-up based field programmable gate arrays

Comparison of look-up table minimization methods for real-time power amplifier simulation

Similar Documents

Adaptive predistortion for RF power amplifier based on new look-up table indexing method

Modeling Power Amplifier Nonlinearities with Artifical Neural Network

A FPGA based digital predistorter for RF power amplifiers with memory effects

Multi-level logic minimization based on minimal support and its application to the minimization of look-up table type FPGAs

Optimization design of FPGA-based look-up-tables for linearizing RF power amplifiers

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

Optimum indexing in predistorting amplifier linearizers

Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Area and delay mapping for table-look-up based field programmable gate arrays

Comparison of look-up table minimization methods for real-time power amplifier simulation