NDLI: K-nested layered look-ahead method and architectures for high throughput Viterbi decoder

Content Provider	IEEE Xplore Digital Library
Author	Jun Jin Kong Parhi, K.K.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Minnesota Univ., USA (Jun Jin Kong; Parhi, K.K.)
Abstract	A novel K-nested layered look-ahead method and its corresponding architectures, which pack K trellis steps into one step (where K is the encoder constraint length) and combine two look-ahead sub-trellises in a layered manner, are proposed for a high throughput Viterbi decoder. The proposed method guarantees parallel paths between any two-trellis states in the look-ahead trellises and distributes the add-compare-select computations to all trellis layers. It leads to a regular and simple architecture for the Viterbi decoding algorithm. The proposed method can be implemented in a partly or fully parallel manner and can be used for a high throughput Viterbi decoder. The main advantage of the proposed design is that it has the least latency among all look-ahead Viterbi decoders for a given level of parallelism.
Sponsorship	IEEE Signal Processing Soc. IEEE Circuits & Syst. Soc
Starting Page	99
Ending Page	104
File Size	431155
Page Count	6
File Format	PDF
ISBN	0780377958
ISSN	15206130
DOI	10.1109/SIPS.2003.1235651
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-08-27
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Throughput Viterbi algorithm Iterative decoding Computer architecture Distributed computing Concurrent computing Delay Parallel processing Feedback loop Pipeline processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-latency architectures for high-throughput rate Viterbi decoders

High-speed Viterbi decoder: an efficient scheduling method to exploit the pipelining

Look-ahead in dynamic programming and quantizer loops

Pipelined parallel architecture for high throughput MAP detectors

Minimal complexity low-latency architectures for Viterbi decoders

Area-efficient high-throughput MAP decoder architectures

Look-ahead techniques applied to recursive filters with saturation

Low-Latency Low-Complexity Architectures for Viterbi Decoders

Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders

K-nested layered look-ahead method and architectures for high throughput Viterbi decoder

Similar Documents

Low-latency architectures for high-throughput rate Viterbi decoders

High-speed Viterbi decoder: an efficient scheduling method to exploit the pipelining

Look-ahead in dynamic programming and quantizer loops

Pipelined parallel architecture for high throughput MAP detectors

Minimal complexity low-latency architectures for Viterbi decoders

Area-efficient high-throughput MAP decoder architectures

Look-ahead techniques applied to recursive filters with saturation

Low-Latency Low-Complexity Architectures for Viterbi Decoders

Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders

K-nested layered look-ahead method and architectures for high throughput Viterbi decoder