NDLI: Extended time handling strategies for the improvement of prediction accuracy in event driven power estimation

Content Provider	IEEE Xplore Digital Library
Author	Bachmann, W.W. Huss, S.A.
Copyright Year	2000
Description	Author affiliation: Dept. of Comput. Sci., Lab. Darmstadt Univ. of Technol., Germany (Bachmann, W.W.)
Abstract	This paper presents a methodology for calculating very accurate mean power estimates for integrated digital CMOS circuits at gate level. It is shown that by means of improving the time and history handling algorithm of an event driven simulation system can increase the accuracy of predicted power consumption up to 20% compared to a previous, highly efficient method. The outlined approach is capable of handling complex circuits as well as very large sets of input vectors in an efficient way. It is demonstrated that the use of the proposed method, i.e. a specialized event oriented simulation system calibrated with gate specific parameters, results in overall estimation figures which are comparable to transistor level (SPICE) simulation accuracy and in a speed-up of about 10000. This allows both the simulation of very large circuits and the improvement of key design parameters such as yield during manufacturing process optimization, which typically requires repeated estimation runs. Experimental results for a benchmark circuit are detailed which demonstrate significant improvements in terms of performance, accuracy and flexibility of this approach compared to other state of the art power estimation methods.
Starting Page	539
Ending Page	552
File Size	746565
Page Count	14
File Format	PDF
ISBN	0780364880
ISSN	15206130
DOI	10.1109/SIPS.2000.886752
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-10-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit simulation Discrete event simulation CMOS digital integrated circuits History Predictive models Accuracy Energy consumption SPICE Manufacturing processes Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

EXTENDED TIME HANDLING STRATEGIES FOR THE IMPROVEMENT OF PREDICTION ACCURACY IN EVENT DRIVEN POWER ESTIMATION

Power optimization of delay constrained CMOS bus drivers

Crosstalk noise in future digital CMOS circuits

High-level circuit modeling for power estimation

Statistical modeling for circuit simulation

A timing analysis tool for VLSI CMOS synchronous circuits

Circuit-level simulation of TDDB failure in digital CMOS circuits

Average and maximum power consumption of digital CMOS circuits using LOGIC PICTURES

The VHDL-MOS package for transistor-level event-driven simulation

Extended time handling strategies for the improvement of prediction accuracy in event driven power estimation

Similar Documents

EXTENDED TIME HANDLING STRATEGIES FOR THE IMPROVEMENT OF PREDICTION ACCURACY IN EVENT DRIVEN POWER ESTIMATION

Power optimization of delay constrained CMOS bus drivers

Crosstalk noise in future digital CMOS circuits

High-level circuit modeling for power estimation

Statistical modeling for circuit simulation

A timing analysis tool for VLSI CMOS synchronous circuits

Circuit-level simulation of TDDB failure in digital CMOS circuits

Average and maximum power consumption of digital CMOS circuits using LOGIC PICTURES

The VHDL-MOS package for transistor-level event-driven simulation

Extended time handling strategies for the improvement of prediction accuracy in event driven power estimation