NDLI: Channel shortened chip-level MMSE equalization for CDMA downlink

Content Provider	IEEE Xplore Digital Library
Author	Yi Zhang Jian Gu Dacheng Yang
Copyright Year	2003
Description	Author affiliation: Qualcomm Wireless Res. Center, Beijing Univ. of Posts & Telecommun., China (Yi Zhang; Jian Gu; Dacheng Yang)
Abstract	Previous work has shown that MMSE (minimum mean square error) equalizer has better performance than RAKE receiver and ZF (zero forcing) equalizer in high data rate systems. However, MMSE equalizer has a much higher complexity than RAKE receiver, especially when fading channel is sparse in high chip rate cases and the length of the channel becomes very long, which prohibits its applications. Our purpose of the paper is to reduce the length of the channel efficiently and thus to reduce the computation complexity of MMSE equalizer. A new algorithm for the optimal shortening of channel impulse response for MMSE equalizers is proposed. This algorithm, which uses eigenvalues and eigenvectors to generate the globally optimal coefficients of shortening impulse response filter (SIRF), has a lower complexity than the previous ones.
Starting Page	331
Ending Page	334
File Size	295564
Page Count	4
File Format	PDF
ISBN	0780379462
DOI	10.1109/ISSPA.2003.1224881
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-04
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiaccess communication Downlink Equalizers Fading Multipath channels Filters Mean square error methods Interference elimination Colored noise Eigenvalues and eigenfunctions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in