NDLI: A novel digital modulation scheme for multilevel cascaded H-bridge inverters

Content Provider	IEEE Xplore Digital Library
Author	Mouzhi Dong Bin Wu Zargari, N. Rodriguez, J.
Copyright Year	2008
Description	Author affiliation: Ryerson Univ., Toronto, ON (Mouzhi Dong; Bin Wu)
Abstract	The multilevel cascaded H-bridge (CHB) inverters are widely used in megawatt variable speed drives, where the voltage level normally varies from seven to thirteen and the number of active switching devices used in the inverter is in the range of 36 to 72. The design of a simple modulation scheme for such inverters with superior harmonic performance is a challenging task. This paper presents a novel digital multilevel modulation (DMM) scheme for multilevel CHB inverters. This scheme is very simple and easy to implement. DMM scheme switching and conduction losses are evenly distributed among individual H-bridges. To generate gate signals for all the active switches in the inverter, the scheme needs only to calculate a three-phase sine function once in each sampling period followed by distributing gating pulses to all the switches in the inverter. In this paper, the principle of the proposed modulation scheme is elaborated and its harmonic performance is analyzed. Comparisons are carried out between the DMM scheme and carrier based modulation schemes including phase-shifted and level-shifted modulations. It is demonstrated that the harmonic performance of the DMM scheme is on par with the best of carrier based modulation techniques.
Starting Page	1675
Ending Page	1680
File Size	213941
Page Count	6
File Format	PDF
ISBN	9781424416677
ISSN	02759306
DOI	10.1109/PESC.2008.4592182
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-15
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inverters Switches Harmonic analysis Modulation Phase modulation Switching frequency Bridge circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Control of cascaded H-bridge inverters using an FPGA-based platform

Interleaved multicell semi-bridge rectifiers for cascaded H-bridge multilevel converters

Unbalanced Selective Harmonic Elimination for fault-tolerant operation of three phase multilevel Cascaded H-bridge inverters

The 27-level multilevel inverter for solar PV applications

A grid-connected cascaded H-bridge multilevel converter with quasi seven-level Selective Harmonic Elimination

Digital switching scheme for cascaded multilevel inverters

A random switching method for PWM cascaded H-bridge multi-level inverter

Analysis of three phase cascaded H-bridge multilevel inverter for symmetrical & asymmetrical configuration

Analysis and effect of switching frequency and voltage levels on total harmonic distortion in multilevel inverters fed BLDC drive

A novel digital modulation scheme for multilevel cascaded H-bridge inverters

Similar Documents

Control of cascaded H-bridge inverters using an FPGA-based platform

Interleaved multicell semi-bridge rectifiers for cascaded H-bridge multilevel converters

Unbalanced Selective Harmonic Elimination for fault-tolerant operation of three phase multilevel Cascaded H-bridge inverters

The 27-level multilevel inverter for solar PV applications

A grid-connected cascaded H-bridge multilevel converter with quasi seven-level Selective Harmonic Elimination

Digital switching scheme for cascaded multilevel inverters

A random switching method for PWM cascaded H-bridge multi-level inverter

Analysis of three phase cascaded H-bridge multilevel inverter for symmetrical & asymmetrical configuration

Analysis and effect of switching frequency and voltage levels on total harmonic distortion in multilevel inverters fed BLDC drive

A novel digital modulation scheme for multilevel cascaded H-bridge inverters