NDLI: Code book cipher system

Content Provider	IEEE Xplore Digital Library
Author	Shaheen, K.M.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng., Southern Methodist Univ., Dallas, TX, USA (Shaheen, K.M.)
Abstract	A new system is proposed to enhance the security of a stream ciphering algorithm that is based on non-linear J-K flip flop networks (Pless's system). The new system incorporates a multiplexing algorithm with a Pseudorandom Number Generator (PNG) to generate a random sequence that is totally independent of the corresponding input sequence. This multiplexing algorithm can be achieved by using a 32 MByte Random Access Memory (RAM) code book filled with random sequences where the (25 bit) input sequence will specify the address of the output bytes. Although the RAM code book algorithm is very secure, another level of complexity is added using a non-linear arithmetic operation at the output stage where the message text (400 bits) will be added to a (320 bits) random key and then evaluated for a (320 bits) random base. Both, key and base, are generated by the code book which has a period of 10E110. The overall system is considered an NP-complete problem and it is very secure under plain-text attack.
Starting Page	66
Ending Page	71
File Size	493608
Page Count	6
File Format	PDF
ISBN	0780314794
DOI	10.1109/CCST.1994.363793
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-10-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip-flops Cryptography Pseudorandom number generation Multiplexing Complexity theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient FPGA implementation of block cipher MISTY1

Modified Version of Playfair Cipher Using Linear Feedback Shift Register

Decrypting a Stream Cipher Based on J–K Flip-Flops

A New Approach to Pseudorandom Number Generation

Efficient Parallel Pseudorandom Number Generation

Evaluating metastability in electronic circuits for random number generation

Novel high-speed and low-power dynamic MOS flip-flops for a low-power 1.25GHz multiplexer/demultiplexer

Analysis of 2-State, 3-Neighborhood Cellular Automata Rules for Cryptographic Pseudorandom Number Generation

Fast Message Authentication Code for Multiple Messages with Provable Security

Code book cipher system

Similar Documents

Efficient FPGA implementation of block cipher MISTY1

Modified Version of Playfair Cipher Using Linear Feedback Shift Register

Decrypting a Stream Cipher Based on J&#8211;K Flip-Flops

A New Approach to Pseudorandom Number Generation

Efficient Parallel Pseudorandom Number Generation

Evaluating metastability in electronic circuits for random number generation

Novel high-speed and low-power dynamic MOS flip-flops for a low-power 1.25GHz multiplexer/demultiplexer

Analysis of 2-State, 3-Neighborhood Cellular Automata Rules for Cryptographic Pseudorandom Number Generation

Fast Message Authentication Code for Multiple Messages with Provable Security

Code book cipher system

Decrypting a Stream Cipher Based on J–K Flip-Flops