NDLI: The Rijndael block cipher (AES proposal) : a comparison with DES

Content Provider	IEEE Xplore Digital Library
Author	Sanchez-Avila, C. Sanchez-Reillol, R.
Copyright Year	2001
Description	Author affiliation: ETSI Telecomunicacion, Univ. Politecnica de Madrid, Spain (Sanchez-Avila, C.)
Abstract	In October 2000, after three years of competition between 15 candidate algorithms, the National Standards and Technology (NIST) chose the Rijndael algorithm to be adopted as Advanced Encryption Standard (AES) by the U.S. Department of Commerce, replacing to Data Encryption Algorithm (DES), which has been the standard since 1977. The authors analyze the structure and design of new AES, following three criteria: a) resistance against all known attacks; b) speed and code compactness on a wide range of platforms; and c) design simplicity; as well as its similarities and dissimilarities with other symmetric ciphers. On the other side, the principal advantages of new AES with respect to DES and T-DES, as well as its limitations, are investigated. Thus, for example, the fact that the new cipher and its inverse use different components, which practically eliminates the possibility for weak and semi-weak keys, as existing for DES, and the non-linearity of the key expansion, which practically eliminates the possibility of equivalent keys, are two of the principal advantages of new cipher. Finally, the implementation aspects of Rijndael cipher and its inverse are treated. Thus, although Rijndael is well suited to be implemented efficiently on a wide range of processors and in dedicated hardware, we have concentrated our study on 8-bit processors, typical for current smart cards and on 32-bit processors, typical for PCs.
Sponsorship	IEEE Lexington Sect., USA
Starting Page	229
Ending Page	234
File Size	606563
Page Count	6
File Format	PDF
ISBN	0780366360
DOI	10.1109/CCST.2001.962837
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-10-16
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Proposals NIST Cryptography Telecommunications US Department of Commerce Hardware Smart cards Personal communication networks Protection Algorithm design and analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast implementation of AES cryptographic algorithms in smart cards

Effective Comparison and Evaluation of DES and Rijndael Algorithm (AES)

An FPGA hardware implementation of the Rijndael block cipher

Nahrainfish: A green cryptographic block cipher

Activity attack on Rijndael

Linear cryptanalysis on second round simplified AES

Research of typical block cipher algorithms

Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter

Configurable design and implementation of the rijndael algorithm-aes.

The Rijndael block cipher (AES proposal) : a comparison with DES

Similar Documents

Fast implementation of AES cryptographic algorithms in smart cards

Effective Comparison and Evaluation of DES and Rijndael Algorithm (AES)

An FPGA hardware implementation of the Rijndael block cipher

Nahrainfish: A green cryptographic block cipher

Activity attack on Rijndael

Linear cryptanalysis on second round simplified AES

Research of typical block cipher algorithms

Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter

Configurable design and implementation of the rijndael algorithm-aes.

The Rijndael block cipher (AES proposal) : a comparison with DES