NDLI: Fast and robust signaling overload control

Content Provider	IEEE Xplore Digital Library
Author	Kasera, S. Pinheiro, J. Loader, C. Karaul, M. Hari, A. LaPorta, T.
Copyright Year	2001
Abstract	Telecommunication switches implement overload controls to maintain call throughput and delay at acceptable levels during periods of high load. Existing work has mostly focused on controls under sustained overload-they do not meet the demands of modern telecommunication systems where the increased number of services and mobile subscribers often creates fast changing hot spots. We introduce new algorithms that are designed to be highly reactive to sudden bursts of load. One algorithm is a modified version of RED for signaling traffic that measures the queue size. The second algorithm uses two measures: call acceptance rate and processor occupancy. Using simulations of realistic system models, we compare these new algorithms with each other and an existing algorithm that uses processor occupancy only. Our simulation results and qualitative arguments show that the combination of acceptance rate and processor occupancy results in a highly reactive and robust signaling overload control.
Sponsorship	IEEE IEEE Comput. Soc. IEEE Comput. Soc., TCSE
Starting Page	323
Ending Page	331
File Size	857520
Page Count	9
File Format	PDF
ISBN	0769514294
DOI	10.1109/ICNP.2001.992913
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-11-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Robust control Telecommunication control Switches Telecommunication switching Throughput Delay Control systems Algorithm design and analysis Telecommunication traffic Traffic control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Robust multiclass signaling overload control

Analysis, control and design of crossbar and banyan based broadband packet switches, for integrated traffic

A study of traffic imbalances in a fast packet switch

A high-throughput cell scheduling algorithm for delay-sensitive traffic in broadband switching systems

Performance analysis and design of Banyan network based broadband packet switches for integrated traffic

QOAG: an efficient queueing policy for input-buffered packet switches

Optimizing quality of service in packet switch scheduling

Input queued switches: cell switching vs. packet switching

Delay Analysis of Scheduling Algorithms for Real-Time Traffic in Packet Switched Networks

Fast and robust signaling overload control

Similar Documents

Robust multiclass signaling overload control

Analysis, control and design of crossbar and banyan based broadband packet switches, for integrated traffic

A study of traffic imbalances in a fast packet switch

A high-throughput cell scheduling algorithm for delay-sensitive traffic in broadband switching systems

Performance analysis and design of Banyan network based broadband packet switches for integrated traffic

QOAG: an efficient queueing policy for input-buffered packet switches

Optimizing quality of service in packet switch scheduling

Input queued switches: cell switching vs. packet switching

Delay Analysis of Scheduling Algorithms for Real-Time Traffic in Packet Switched Networks

Fast and robust signaling overload control