NDLI: Cover Art

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

Table of contents

Message from the Symposium Chair

Message from the Program Chair

Committee Members

Additional Reviewers

An Update Method for a CAM Emulator Using an LUT Cascade Based on an EVMDD (K)

A Lower Bound on the Number of Variables to Represent Incompletely Specified Index Generation Functions

On the Number of S-Threshold Functions on Not Necessarily Binary Input

The Maiorana Method to Generate Multiple-Valued Bent Functions Revisited

Multiple-Valued Problem Solvers -- Comparison of Several Approaches

Many-Valued MinSAT Solving

Semantic Games with Backtracking for Fuzzy Logics

Neural Spike Compression Using Feature Extraction and a Fuzzy C-Means Codebook

Concrete Dualities and Essential Arities

Maximal and Minimal Closed Classes in Multiple-Valued Logic

On Key Relations Preserved by a Weak Near-Unanimity Function

Design of a Quaternary Single-Ended Current-Mode Circuit for an Energy-Efficient Inter-chip Asynchronous Communication Link

Non-binary Successive Approximation Analog-to-Digital Converters: A Survey

Constant Geometry Algorithms for Galois Field Expressions and Their Implementation on GPUs

Polynomially Closed Co-clones

Partial R-Clones

Essentially Minimal Clones of Rank 3 on a Three-Element Set

Efficient Reversible Logic Synthesis via Isomorphic Subgraph Matching

A Cube Pairing Approach for Synthesis of ESOP-Based Reversible Circuit

Analysis of Faults in Reversible Computing

Lukasiewicz Negation and Many-Valued Extensions of Constructive Logics

Four New Construction Methods on Residuated Monoids

First-Order Logic Based on Set Approximation: A Partial Three-Valued Approach

Evaluation of High-Speed Interfaces for VLSI Systems Using Tomlinson-Harashima Precoding

An Efficient Approach to Verifying Galois-Field Arithmetic Circuits of Higher Degrees and Its Application to ECC Decoders

Comparison of Spectrally Efficient Coding Techniques for High-Speed Serial Links

Countable Intervals of Partial Clones

Relation Graphs and Partial Clones on a 2-Element Set

Minimal Cut Vectors and Logical Differential Calculus

The Decomposition of U(n) into XU(n) and ZU(n)

On Some Basic Aspects of Ternary Reversible and Quantum Computing

Synthesis of Ternary Grover's Algorithm

Analysis Methods of Multi-state Systems Partially Having Dependent Components Using Multiple-Valued Decision Diagrams

System Probability Distribution Modeling Using MDDs

On Submodular and Supermodular Functions on Lattices and Related Structures

Associative Memories Based on Multiple-Valued Sparse Clustered Networks

Design of a Logic-in-Memory Multiple-Valued Reconfigurable VLSI Based on a Bit-Serial Packet Data Transfer Scheme

Soft-Delay-Error Evaluation in Content-Addressable Memory

Online Monitoring of Distributed Systems with a Five-Valued LTL

Ternary Parametron Based on Subharmonic Oscillation of Order Three by Forcing

Inadmissible Class of Boolean Functions under Stuck-at Faults

Variation-Effect Analysis of MTJ-Based Multiple-Valued Programmable Resistors

Differential-Time and Pulse-Amplitude Modulation Signaling for Serial Link Transceivers

An Algorithm for Constructing a Minimal Register with Non-linear Update Generating a Given Sequence

Publisher's Information

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in