NDLI: Global Multiple-Valued Clock Approach for High- Performance Multi-phase Clock Integrated Circuits

Content Provider	IEEE Xplore Digital Library
Author	Menon, R.P. Thornton, M.A.
Copyright Year	2012
Abstract	Some high performance digital integrated circuits use multi-phase clock distribution systems with level-sensitive latches as clocked storage elements. A set of N periodic non-overlapping binary clock signals propagate over each of the clock phase distribution networks and drive disjoint subsets of level-sensitive latches providing enhanced throughput and performance. This performance enhancement can result in increased area characteristics since the individual distribution networks are required for each clock phase. The method presented in this paper overcomes this problem by using a single global clock distribution network for a multi-valued (MV) clock signal in combination with level-sensitive latches designed to be transparent for a specific portion of the global MV clock signal. This approach is compatible with conventional binary logic since the only non-binary components required are the global clock generator and a modified literal selection gate that can be implemented as small analog circuits. A purely binary implementation approach is also described where the MV clock signal is replaced by a binary encoded signal and the phase-sensitive latches are implemented through the inclusion of a decoding function. This approach allows for implementation of the method using commercially available FPGA devices or a standard cell library containing only binary logic cells.
Starting Page	19
Ending Page	24
File Size	853007
Page Count	6
File Format	PDF
ISBN	9781467309080
ISSN	0195623X
DOI	10.1109/ISMVL.2012.30
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-14
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Logic gates Latches Field programmable gate arrays Synchronization Integrated circuit modeling multiple-valued logic IC clock distribution multi-phase clock
Content Type	Text
Resource Type	Article
Subject	Mathematics Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A global multi-valued clock approach for high-performance multi-phase clock integrated circuits.

Clock Distribution Area Reduction Using a Multiple- Valued Clocking Approach*

A clock phase adjustment circuit for synchronizing multiple high-speed DEMUXs

Global multiple-valued clock approach for high- performance multi-phase clock integrated circuits.

Clock-Gating in FPGAs: A Novel and Comparative Evaluation

Optimal clock period FPGA technology mapping for sequential circuits

Online clock routing in Xilinx FPGAs for high-performance and reliability

Ultra-fine-grain field-programmable VLSI using multiple-valued source-coupled logic

Multiple-valued logic in FPGAs

Global Multiple-Valued Clock Approach for High- Performance Multi-phase Clock Integrated Circuits

Similar Documents

A global multi-valued clock approach for high-performance multi-phase clock integrated circuits.

Clock Distribution Area Reduction Using a Multiple- Valued Clocking Approach*

A clock phase adjustment circuit for synchronizing multiple high-speed DEMUXs

Global multiple-valued clock approach for high- performance multi-phase clock integrated circuits.

Clock-Gating in FPGAs: A Novel and Comparative Evaluation

Optimal clock period FPGA technology mapping for sequential circuits

Online clock routing in Xilinx FPGAs for high-performance and reliability

Ultra-fine-grain field-programmable VLSI using multiple-valued source-coupled logic

Multiple-valued logic in FPGAs

Global Multiple-Valued Clock Approach for High- Performance Multi-phase Clock Integrated Circuits