NDLI: Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit

Content Provider	IEEE Xplore Digital Library
Author	Soo Jin Park Byoung Hee Yoon Kwang Sub Yoon Heung Soo Kim
Copyright Year	2004
Description	Author affiliation: Dept. of Electron. Eng., Inha Univ., Inchon, South Korea (Soo Jin Park; Byoung Hee Yoon; Kwang Sub Yoon; Heung Soo Kim)
Abstract	A multi-valued logic (MVL) pass gate is an important element in configuring multi-valued logic. Multiple logical levels, which are different from binary pass gates, are required to be discriminated in MVL pass gates. In this paper, we designed the quaternary MIN (QMIN)/negated MIN (QNMIN) gate, and the quaternary MAX (QMAX)/negated MAX (QNMAX) gate using double pass-transistor logic (DPL) with neuron MOS (vMOS) threshold gates. In addition, we designed quaternary truncated sum (QTS) and quaternary truncated difference (QTD) gates using vMOS down literal circuits (DLC). The DPL improved the gate speed without increasing the input capacitance. It has a symmetrical arrangement and double-transmission characteristics. The threshold gates are composed of vMOS DLC. The proposed gates obtain the signal value, to realize various multi threshold voltage circuits. In this paper, these circuits use a 3 V power supply voltage and the parameters of the 0.35 /spl mu/m N-well 2-poly 4-metal CMOS technology. HSPICE simulation results are also presented.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Multiple-Valued Logic Univ. Toronto Altera Corp
Starting Page	198
Ending Page	203
File Size	360427
Page Count	6
File Format	PDF
ISBN	0769521304
ISSN	0195623X
DOI	10.1109/ISMVL.2004.1319941
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-22
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic design Logic circuits Logic gates Neurons Multivalued logic Page description languages CMOS technology Capacitance Threshold voltage Power supplies
Content Type	Text
Resource Type	Article
Subject	Mathematics Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic Quaternary Circuit with Neuron-MOS Transistor

Novel CMOS static ternary logic using double pass-transistor logic

Quaternary edge-triggered flip-flop with neuron-MOS literal circuit

Ternary Schmitt circuit based on neuron-MOS transistor

Multi-valued logic pass gate network using neuron-MOS transistors

General method in synthesis of pass-transistor circuits

An improved pass transistor synthesis method for low power, high speed CMOS circuits

Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS

Logic synthesis for pass-transistor design

Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit

Similar Documents

Dynamic Quaternary Circuit with Neuron-MOS Transistor

Novel CMOS static ternary logic using double pass-transistor logic

Quaternary edge-triggered flip-flop with neuron-MOS literal circuit

Ternary Schmitt circuit based on neuron-MOS transistor

Multi-valued logic pass gate network using neuron-MOS transistors

General method in synthesis of pass-transistor circuits

An improved pass transistor synthesis method for low power, high speed CMOS circuits

Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS

Logic synthesis for pass-transistor design

Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit