NDLI: Approximate cycle extrinsic message degree regular quasi circulant LDPC codes

Content Provider	IEEE Xplore Digital Library
Author	John, S. Kwon, H.M.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Wichita State Univ., KS, USA (John, S.)
Abstract	We propose a new class of quasi circulant matrices for high rate (R≥½), by applying the approximate cycle extrinsic message degree (ACE) algorithm, which not only avoids cycles of certain length but also increases the extrinsic message degree (EMD) of stopping sets in a quasi circulant matrix. This novel technique avoids cycles of length four in its primary designing stage, while conditioning on higher length cycles increases the size of a stopping set in the parity check matrix and, hence, lowers the error floor. Appropriate cycle conditioning on quasi circulant matrices in comparison with quasi circulant, irregular and regular matrices (with or without cycle conditioning) yields codes with the lowest error floors under belief propagation decoding for the fading channel. A significant gain of ≈5 dB is observed at bit error $10^{-4}$ under the Jake's fading channel model.
Starting Page	2877
Ending Page	2881
File Size	1979360
Page Count	5
File Format	PDF
ISBN	0780393937
DOI	10.1109/MILCOM.2005.1606100
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parity check codes Fading Bipartite graph Floors Tree graphs Iterative decoding USA Councils Belief propagation Message passing Testing quasi circulant low density parity check codes iterative decoding message passing graph cycles extrinsic message degree
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in