NDLI: A novel method of synthesizing p-CuInSe/sub 2/ thin films from the stacked elemental layers using a closed graphite box

Content Provider	IEEE Xplore Digital Library
Author	Adurodija, F.O. Carter, M.J. Hill, R.
Copyright Year	1994
Description	Author affiliation: Newcastle Photovoltaics Applications Centre, Northumbria Univ., Newcastle upon Tyne, UK (Adurodija, F.O.; Carter, M.J.; Hill, R.)
Abstract	The stacked elemental layer (SEL) technique has been demonstrated as a method for producing films over a large area, but the films normally annealed in vacuum, mostly exhibited poor morphology with small grain sizes <1 /spl mu/m which result in poor devices. A novel method of fabricating CuInSe/sub 2/ films by annealing or selenization of the Cu, In and Se layers deposited onto Mo coated glass substrates in a closed graphite box was developed. SEM, EDX and XRD were used to characterize all films. Dense films with crystal sizes of about 4 /spl mu/m were obtained over an area of 15 cm/sup 2/. The mechanical properties of CuInSe/sub 2/ formed from various SEL sequences of In, Cu and Se layers on different substrates was also investigated. A sequence starting with an In layer (In/Cu/In/Se...) was found to produce the best adhesion on Mo coated glass, however, the adhesion was found to depend on the thickness of the first In layer. A thin In layer produced the best adhesion, increasing the thickness of the In layer resulted in poor adhesion. Devices with efficiency of 6.5% have been achieved using the absorbers processed in the graphite box. The low efficiency was due to a high series resistance in the cells.
Starting Page	186
Ending Page	189
File Size	470479
Page Count	4
File Format	PDF
ISBN	0780314603
DOI	10.1109/WCPEC.1994.519839
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-12-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transistors Annealing Glass Adhesives Substrates Mechanical factors Vacuum technology Photovoltaic cells X-ray scattering Power generation economics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in