NDLI: Hardware-implemented adaptive calibration algorithms for antenna arrays

Content Provider	IEEE Xplore Digital Library
Author	Winterstein, A. Dreher, A.
Copyright Year	2013
Description	Author affiliation: German Aerosp. Center, Oberpfaffenhofen, Germany (Winterstein, A.; Dreher, A.)
Abstract	An adaptive calibration technique based on the least mean squares (LMS) algorithm is presented which does not rely on integrated calibration networks and is therefore suitable for e.g. array-fed reflector (AFR) antenna systems. Using hardware-implemented algorithms, makes the calibration real-time capable and independent of external computation. Possibilities to enhance the LMS by step-size controlling techniques are introduced and compared by simulation, regarding their adaption speed. The work focuses on the transition of the presented algorithms towards digital hardware, especially field-programmable gate arrays (FPGAs). The implementation feasibility of the proposed techniques is assessed and timing considerations as well as resource-effective realization are discussed. Suitable algorithms are selected and their implementation on an FPGA is described. Differences to simulation are outlined and optimization through pipelining is explained. The performance of the realized algorithms is evaluated on a Ka-band receiver system. Figures of merit are the adaption speed and the resulting signal-to-noise ratio (SNR) improvement. Stepsize control offers slight performance improvements over basic LMS with fixed step-sizes. This comes at the expense of higher resource demand and implementation effort.
Starting Page	428
Ending Page	433
File Size	839544
Page Count	6
File Format	PDF
DOI	10.1109/ARRAY.2013.6731866
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Calibration Hardware Signal processing algorithms Antenna arrays Adaptation models Delays Signal to noise ratio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in