NDLI: Computationally efficient implementation for incremental redundancy within wireless networks

Content Provider	IEEE Xplore Digital Library
Author	Elshabrawy, T. Elsharkawy, M.
Copyright Year	2011
Description	Author affiliation: German University in Cairo, Egypt (Elshabrawy, T.; Elsharkawy, M.)
Abstract	Hybrid ARQ (HARQ) is widely used nowadays for error control within diverse wireless networks. HARQ deploys error detection mechanisms to corrected code sequences and enforces successive retransmissions and decoding until the corrected code sequence is presumed to be decoded correctly or a maximum number of retransmissions are reached. Incremental redundancy is a HARQ technique where additional transmissions associated with error correction failures are comprised only of incremental coding bits that increase the robustness of the channel coding. Nevertheless, the throughput and BER advantages of incremental redundancy should not be treated in isolation from the computational cost associated with repetitive decoding of the same information data. In this paper, simple and computationally efficient approaches are proposed for the implementation of incremental redundancy based on rate compatible punctured convolutional codes under hard-decision decoding. The proposed approaches identify code sequences over which the cost-metric remains constant. These sequences are assumed reliable and their associated computations are eliminated whenever decoding should be repeated at lower rates. The proposed approaches are evaluated from the perspective of computations, memory requirements. The corresponding effects on bit error rate and throughput performance are reported. The computational gains (up to 21%) of the proposed approaches would be particularly beneficial in systems where energy resources are scarce such as wireless sensor networks.
Starting Page	1051
Ending Page	1055
File Size	770992
Page Count	5
File Format	PDF
ISBN	9781457713460
e-ISBN	9781457713484
e-ISBN	9781457713477
DOI	10.1109/PIMRC.2011.6139657
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-11
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decoding Redundancy Convolutional codes Bit error rate Signal to noise ratio Measurement Throughput decoding energy HARQ Incremental Redundancy RCPC Viterbi decoding computations efficiency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in