NDLI: Realization of subspace-based digital beamformer using CORDIC algorithm based on software defined radio architecture

Content Provider	IEEE Xplore Digital Library
Author	You-Rong Lin Mar, J.
Copyright Year	2009
Description	Author affiliation: Department of Communications Engineering, Yuan-Ze University, YZU, Jungli, Taoyuan, Taiwan, R.O.C. (You-Rong Lin; Mar, J.)
Abstract	The reconfigurable multi-function matrix operation (MFMO) module circuits including eigen-value and eigen-vector decomposition (EVD), QR factorization (QRF), linear system solver (LLS), and matrix multiplier (MM) for the software defined radio and cognitive applications are designed using coordinate rotations digital computer (CORIDC) algorithm. The processing time for each scalable N×N MFMO module circuit implemented on the field programmable gate array (FPGA) is formulated. A unitary-ESPRIT (Estimating Signal Parameter via Rotational Invariance Techniques) subspace digital beamformer realized with a set of software-driven MFMO module circuits is used as an example to demonstrate the hardware reconfiguration capability. Based on the requirements of the processing time and the logic resource of the subspace digital beamformer, the proposed MFMO module circuits can be reconfigured via the reconfiguration controller (RC).
Starting Page	798
Ending Page	802
File Size	512209
Page Count	5
File Format	PDF
ISBN	9781424451227
e-ISBN	9781424451234
DOI	10.1109/PIMRC.2009.5450381
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-09-13
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Software algorithms Software radio Computer architecture Circuits Matrix decomposition Field programmable gate arrays Linear systems Application software Algorithm design and analysis Programmable logic arrays subspace digital beamforming (DBF) field programmable gate array (FPGA) hardware reconfiguration multi-function matrix operation (MFMO)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of the robust null extension for the SDR DBF of two-dimensional array antenna

High-Throughput FPGA Implementation of QR Decomposition

Programmable Digital Front-End Design for Software Defined Radio

FPGA-based Implementation of Efficient Sample Rate Conversion for Software Defined Radios

Modular FPGA-based digital ultrasound beamforming

Field programmable gate array (fpga) based software defined radio (sdr) design (2009).

Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices

The Realization of Digital Beamforming Based on FPGA and DSP

A software defined radio realization of a multimedia HDTV receiver

Realization of subspace-based digital beamformer using CORDIC algorithm based on software defined radio architecture

Similar Documents

Implementation of the robust null extension for the SDR DBF of two-dimensional array antenna

High-Throughput FPGA Implementation of QR Decomposition

Programmable Digital Front-End Design for Software Defined Radio

FPGA-based Implementation of Efficient Sample Rate Conversion for Software Defined Radios

Modular FPGA-based digital ultrasound beamforming

Field programmable gate array (fpga) based software defined radio (sdr) design (2009).

Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices

The Realization of Digital Beamforming Based on FPGA and DSP

A software defined radio realization of a multimedia HDTV receiver

Realization of subspace-based digital beamformer using CORDIC algorithm based on software defined radio architecture