NDLI: Highly linear and efficient unsymmetrical inverted Doherty power amplifier employing phase compensation

Content Provider	IEEE Xplore Digital Library
Author	Sang-Ho Kam Mun-Woo Lee Yong-Sub Lee Yoon-Ha Jeong
Copyright Year	2010
Description	Author affiliation: Department of Electronic and Electical Engineering, Pohang University of Science and Technology, San 31, Hyoja-Dong, Nam-Gu, Gyeongbuk 790-784, Republic of Korea (Sang-Ho Kam; Mun-Woo Lee; Yoon-Ha Jeong) \|\| Samsung Electronics Co. Ltd, 416, Meatan-Dong, Yeongtong-Gu, Suwon, Gyeonggi 443-742, Republic of Korea (Yong-Sub Lee)
Abstract	This paper reports highly linear and efficient unsymmetrical inverted Doherty power amplifier (IDPA) employing the phase compensation. By inserting additional offset lines at the input path of the carrier cell, the phase variation between the carrier and peaking paths is compensated. For verifications, the unsymmetrical IDPA is implemented with 30-W Si LDMOSFETs and tested using a continuous wave (CW) and a one-carrier wideband code division multiple access (WCDMA) signals at 2.14 GHz. For a CW signal, by inserting additional input offset lines at the carrier cell path, the results of the output power, gain, and the drain efficiency at the saturation region increase slightly. For a one-carrier WCDMA signal, the drain efficiency of 27.9 % is achieved and the adjacent channel leakage ratios (ACLRs) at ±5-MHz offsets are below −47 dBc at a 10-dB back-off power (BOP). After the DPD linearization, the ACLRs of below −57 dBc at ±5-MHz offsets are obtained.
Starting Page	406
Ending Page	409
File Size	1058021
Page Count	4
File Format	PDF
ISBN	9781424475902
e-ISBN	9784902339215
e-ISBN	9781902339222
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-07
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	IEICE Institute of Electronics Informati
Subject Keyword	Silicon Gain offset lines Digital predistortion (DPD) efficiency inverted Doherty power amplifier linearity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Highly linear and efficient asymmetrical Doherty power amplifiers with adaptively bias-controlled predistortion drivers

Optimum bias for highly linear and efficient doherty power amplifier with memoryless digital predistortion

Digital Doherty amplifier with complex gain compensation apparatus

Bandwidth extension of GaN Doherty power amplifier: Effect on power, efficiency and linearity

Wideband digital feedback predistortion employing segmented memory compensation for linearization of Doherty amplifier

Doherty Amplifier Using Load Modulation and Phase Compensation DGS Microstrip Line

Efficiency-enhanced inverted Doherty power amplifier with class-E peaking amplifier

Digital Doherty Amplifier With Enhanced Efficiency and Extended Range

Design Optimization and DPD Linearization of GaN-Based Unsymmetrical Doherty Power Amplifiers for 3G Multicarrier Applications

Highly linear and efficient unsymmetrical inverted Doherty power amplifier employing phase compensation

Similar Documents

Highly linear and efficient asymmetrical Doherty power amplifiers with adaptively bias-controlled predistortion drivers

Optimum bias for highly linear and efficient doherty power amplifier with memoryless digital predistortion

Digital Doherty amplifier with complex gain compensation apparatus

Bandwidth extension of GaN Doherty power amplifier: Effect on power, efficiency and linearity

Wideband digital feedback predistortion employing segmented memory compensation for linearization of Doherty amplifier

Doherty Amplifier Using Load Modulation and Phase Compensation DGS Microstrip Line

Efficiency-enhanced inverted Doherty power amplifier with class-E peaking amplifier

Digital Doherty Amplifier With Enhanced Efficiency and Extended Range

Design Optimization and DPD Linearization of GaN-Based Unsymmetrical Doherty Power Amplifiers for 3G Multicarrier Applications

Highly linear and efficient unsymmetrical inverted Doherty power amplifier employing phase compensation