NDLI: An ASIC-architecture for VLSI-implementation of the RBN-algorithm

Content Provider	IEEE Xplore Digital Library
Author	Gijbels, T. Van Eycken, L. Oosterlinck, A. Note, S. Catthoor, F.
Copyright Year	1990
Description	Author affiliation: Catholic Univ., Leuven, Belgium (Gijbels, T.; Van Eycken, L.; Oosterlinck, A.)
Abstract	An optimized recursive binary nesting (RBN) algorithm for coding true color documents is presented. The RBN compression in which algorithm is a segmentation algorithm in which a picture is subdivided into regions with equal properties and for each region only the relevant information for the human eye is kept. Thus, the compressed image consists of segmentation information and the information of the picture behavior in those regions. The picture is subsampled on a quadtree based lattice (segmentation information). The inner pixels are approximated with the use of four lattice corner pixels (pictorial behavior). The subdivision in blocks has to be a function of the image contents. The size of the initial blocks is 65*65. Each pixel in the block is approximated as a weighted average of the four corner pixels (bilinear interpolation). The efficient VLSI architecture used to implement the algorithm is termed the lowly multiplexed cooperating data-path style. Several other designs under consideration are briefly reviewed.
Starting Page	408
Ending Page	412
File Size	405338
Page Count	5
File Format	PDF
ISBN	0818620625
DOI	10.1109/ICPR.1990.119391
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-06-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image segmentation Compression algorithms Iterative algorithms Channel capacity Throughput Process design Costs Color Parallel processing Algorithm design and analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A parallel architecture for data compression

Design and ASIC implementation of image segmentation algorithm for autonomous MAV navigation

An Improved FCM algorithm for Color Image Segmentation

Modular neural net architecture for one-step thinning algorithm

Stereo vision matching over single-channel color-based segmentation

VLSI circuit design concept for parallel iterative algorithms in nanoscale

Parallel-pipelined architecture for 2-D ICT VLSI implementation

High Throughput VLSI Architecture for RC5 Algorithm

New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder

An ASIC-architecture for VLSI-implementation of the RBN-algorithm

Similar Documents

A parallel architecture for data compression

Design and ASIC implementation of image segmentation algorithm for autonomous MAV navigation

An Improved FCM algorithm for Color Image Segmentation

Modular neural net architecture for one-step thinning algorithm

Stereo vision matching over single-channel color-based segmentation

VLSI circuit design concept for parallel iterative algorithms in nanoscale

Parallel-pipelined architecture for 2-D ICT VLSI implementation

High Throughput VLSI Architecture for RC5 Algorithm

New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder

An ASIC-architecture for VLSI-implementation of the RBN-algorithm