NDLI: A reconfigurable and hierarchical parallel processing architecture: performance results for stereo vision

Content Provider	IEEE Xplore Digital Library
Author	Choudhary, A.N. Das, S. Ahuja, N. Patel, J.H.
Copyright Year	1990
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Syracuse Univ., NY, USA (Choudhary, A.N.)
Abstract	A multiprocessor architecture called NETRA is discussed. It is highly reconfigurable and does not involve the use of complex interconnection schemes. The topology of this multiprocessor is recursively defined and is therefore easily scalable from small to large systems. It has a tree-type hierarchical architecture featuring leaf nodes that consist of a cluster of small but powerful processors connected via a programmable crossbar with selective broadcast capability. The architecture is simulated on a hypercube multiprocessor and the performance of one processor cluster is evaluated for stereo-vision tasks. The particular stereo algorithm selected for implementation requires computation of the two-dimensional fast Fourier transform (2-D FFT), template matching, histogram computation, and least-squares surface fitting. Static partitioning of data is used for the data-independent tasks such as 2-D FFT and dynamic scheduling, and load balancing is used for the data-dependent tasks of feature matching and disambiguation.
Starting Page	389
Ending Page	393
File Size	541466
Page Count	5
File Format	PDF
ISBN	0818620625
DOI	10.1109/ICPR.1990.119388
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-06-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Surface fitting Power system interconnection Topology Broadcasting Computer architecture Computational modeling Hypercubes Clustering algorithms Partitioning algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reconfigurable cube architecture for parallel computation

A reconfigurable and hierarchical parallel processing architecture: Performance results for stereo vision (1990)

A Parallel Reconfigurable Architecture for Real-Time Stereo Vision

A reconfigurable 1-factor hypercubic embedding interconnection network for parallel processing

The multi-ring reconfigurable multiprocessor network for computer vision

Broadcasting algorithms in faulty SIMD hypercubes

Massive parallelism for sparse images

The hierarchical hypercube: a new interconnection topology for massively parallel systems

Design of efficient reconfigurable networks

A reconfigurable and hierarchical parallel processing architecture: performance results for stereo vision

Similar Documents

Reconfigurable cube architecture for parallel computation

A reconfigurable and hierarchical parallel processing architecture: Performance results for stereo vision (1990)

A Parallel Reconfigurable Architecture for Real-Time Stereo Vision

A reconfigurable 1-factor hypercubic embedding interconnection network for parallel processing

The multi-ring reconfigurable multiprocessor network for computer vision

Broadcasting algorithms in faulty SIMD hypercubes

Massive parallelism for sparse images

The hierarchical hypercube: a new interconnection topology for massively parallel systems

Design of efficient reconfigurable networks

A reconfigurable and hierarchical parallel processing architecture: performance results for stereo vision