NDLI: An Opto-electrical NoC with Traffic Flow Prediction in Chip Multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Ghane, M. Arjomand, M. Sarbazi-azad, H.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Eng., Sharif Univ. of Technol., Tehran, Iran (Ghane, M.; Arjomand, M.; Sarbazi-azad, H.)
Abstract	Network-on-Chip (NoC) paradigm has emerged as a revolutionary methodology to integrate numerous IP blocks on a single chip. The achievable performance of adopting NoCs is constrained by the performance limitation mainly imposed by the metal wires that are the physical realization of communication channels. According to the International Technology Roadmap for Semiconductors (ITRS) report, new interconnect paradigms providing huge bandwidth is in need for future products. The current wired channels have limited bandwidth, and consequently, they limit the performance enhancements that NoC architectures can provide. Optical interconnects are capable of achieving better performance via high-speed high-bandwidth point-to-point connections, if their cost overhead can be mitigated. In this paper, we evaluate the performance of opto-electrical multistage NoC architectures which use a sample-based flow prediction method at hardware level with minimum communication and area overhead to predict heavily communicating flows. Our evaluation of the proposed structure demonstrates its superior functionality in terms of throughput, latency, and energy dissipation with respect to traditional NoC architectures.
Sponsorship	IBM
Starting Page	440
Ending Page	443
File Size	247412
Page Count	4
File Format	PDF
ISBN	9781479927296
ISSN	10666192
DOI	10.1109/PDP.2014.108
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-02-12
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical fiber networks Image motion analysis Computer vision Optical buffering Computer architecture Optical switches Optical interconnections Performance evaluation Opto-electrical NoCs Traffic flow prediction Set sampling History-based prediction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance flat data center networks based on scalable flow-controlled optical switches

Performance of traffic aggregation versus segregation for Optical Flow Switching networks

Optical flow switching

Full system simulation of optically interconnected chip multiprocessors using gem5

Scalable control plane architecture for optical flow switched networks

UNION: A unified inter/intra-chip optical network for chip multiprocessors

Study of flow streams as a performance parameter for data centers

Performance evaluation of optimal wavelength allocation and flow assignment for optical networks using profit maximization under demands uncertainty

An Efficient Path Setup for a Photonic Network-on-Chip

An Opto-electrical NoC with Traffic Flow Prediction in Chip Multiprocessors

Similar Documents

High performance flat data center networks based on scalable flow-controlled optical switches

Performance of traffic aggregation versus segregation for Optical Flow Switching networks

Optical flow switching

Full system simulation of optically interconnected chip multiprocessors using gem5

Scalable control plane architecture for optical flow switched networks

UNION: A unified inter/intra-chip optical network for chip multiprocessors

Study of flow streams as a performance parameter for data centers

Performance evaluation of optimal wavelength allocation and flow assignment for optical networks using profit maximization under demands uncertainty

An Efficient Path Setup for a Photonic Network-on-Chip

An Opto-electrical NoC with Traffic Flow Prediction in Chip Multiprocessors