NDLI: Lessons Learnt Porting Parallelisation Techniques for Irregular Codes to NUMA Systems

Content Provider	IEEE Xplore Digital Library
Author	Lorenzo, J.A. Pichel, J.C. LaFrance-Linden, D. Rivera, F.F. Singh, D.E.
Copyright Year	2010
Abstract	This work presents a study undertaken to characterise the behaviour of some parallelisation techniques for irregular codes, previously developed for SMP architectures, on a several-node SMP NUMA system. The main objective is to determine the performance effect of bus contention and cache coherency in such a complex architecture. Results show that: (1) cores which share a socket can be considered as independent processors in this context; (2) for big data sizes, the effect of sharing a bus degrades the performance but masks the cache coherency effects and (3) the NUMA-ratio is a critical factor on irregular codes. These results allow us to study the effect in performance of the thread-to-core mappings and memory allocation policies.
Starting Page	213
Ending Page	217
File Size	228904
Page Count	5
File Format	PDF
ISBN	9781424456727
ISSN	10666192
e-ISBN	9781424456734
DOI	10.1109/PDP.2010.66
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-17
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sparse matrices Multicore processing Computer architecture Testing Computer science Informatics Computer networks Concurrent computing Distributed computing Sockets Hardware Counters Irregular Codes Itanium2
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the Influence of Thread Allocation for Irregular Codes in NUMA Systems

Massively parallel sparse LU factorization

Multicore-aware parallel temporal blocking of stencil codes for shared and distributed memory

Optimizing virtual machine scheduling in NUMA multicore systems

On evaluating parallel sparse Cholesky factorizations

Porting Legacy Applications to Multicore: Experiences from an Industrial System

Performance comparison of vector-calculations between Itanium2 and other processors

Parallel matrix inversion techniques

High Throughput Intra-Node MPI Communication with Open-MX

Lessons Learnt Porting Parallelisation Techniques for Irregular Codes to NUMA Systems

Similar Documents

On the Influence of Thread Allocation for Irregular Codes in NUMA Systems

Massively parallel sparse LU factorization

Multicore-aware parallel temporal blocking of stencil codes for shared and distributed memory

Optimizing virtual machine scheduling in NUMA multicore systems

On evaluating parallel sparse Cholesky factorizations

Porting Legacy Applications to Multicore: Experiences from an Industrial System

Performance comparison of vector-calculations between Itanium2 and other processors

Parallel matrix inversion techniques

High Throughput Intra-Node MPI Communication with Open-MX

Lessons Learnt Porting Parallelisation Techniques for Irregular Codes to NUMA Systems