NDLI: Impact of Memory Contention on Dynamic Scheduling on Numa Multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Durand, M. D. Montaut, T. Kervella, L. Jalby, W.
Copyright Year	1993
Description	Author affiliation: Bellcore, Morristown, NJ (Durand, M. D.) \|\| IRISA, Campus de Beaulieu, Cedex, France (Montaut, T.; Kervella, L.) \|\| MASI, Universit6 de Versailles, Cedex, France (Jalby, W.)
Abstract	Self-scheduling is a method for task schedul ing in parallel programs, in which each processor acquires a new block of tasks for execution whenever it becomes idle. To get the best performance, the block size must be chosen to balance the scheduling overhead against the load im balance. To determine the best block size, better analytical models of self-scheduling are needed. We present an experimental study of self-scheduling on a BBN TC2000, a NUMA machine. Previously published models to predict running time and optimal block size were tested using our experimental results. Although the models gave good predictions for small block sizes, for large block sizes the models fail, underestimating the running time by almost a factor of two. We present an upper bound on the running time and use it to explain this failure.
Starting Page	258
Ending Page	262
File Size	385337
Page Count	5
File Format	PDF
ISBN	0849389836
DOI	10.1109/ICPP.1993.101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-08-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic scheduling Processor scheduling Predictive models Parallel processing Analytical models Testing Upper bound Load management Delay Algorithm design and analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Impact of memory contention on dynamic scheduling on NUMA multiprocessors

Locality and Loop Scheduling on NUMA Multiprocessors

Automatic selection of loop scheduling algorithms using reinforcement learning

Load balancing performance of dynamic scheduling on numa multiprocessors (1997).

Load Balancing Performance of Dynamic Scheduling on NUMA Multiprocessors (1996)

Performance analysis and prediction of processor scheduling strategies in multiprogrammed shared-memory multiprocessors

Dynamic scheduling strategies for shared-memory multiprocessors

Processor Scheduling in Multiprogrammed Shared Memory NUMA Multiprocessors (1993)

Processor Scheduling in Multiprogrammed Shared Memory NUMA Multiprocessors (1993)

Impact of Memory Contention on Dynamic Scheduling on Numa Multiprocessors

Similar Documents

Impact of memory contention on dynamic scheduling on NUMA multiprocessors

Locality and Loop Scheduling on NUMA Multiprocessors

Automatic selection of loop scheduling algorithms using reinforcement learning

Load balancing performance of dynamic scheduling on numa multiprocessors (1997).

Load Balancing Performance of Dynamic Scheduling on NUMA Multiprocessors (1996)

Performance analysis and prediction of processor scheduling strategies in multiprogrammed shared-memory multiprocessors

Dynamic scheduling strategies for shared-memory multiprocessors

Processor Scheduling in Multiprogrammed Shared Memory NUMA Multiprocessors (1993)

Processor Scheduling in Multiprogrammed Shared Memory NUMA Multiprocessors (1993)

Impact of Memory Contention on Dynamic Scheduling on Numa Multiprocessors