NDLI: Improving load/store queues usage in scientific computing

Content Provider	IEEE Xplore Digital Library
Author	Lemuet, C. Jalby, W. Touati, S.-A.-A.
Copyright Year	2004
Description	Author affiliation: PRiSM Lab., Univ. of Versailles, France (Lemuet, C.; Jalby, W.; Touati, S.-A.-A.)
Abstract	Memory disambiguation mechanisms, coupled with load/store queues in out-of-order processors, are crucial to increase instruction level parallelism (ILP), especially for memory-bound scientific codes. Designing ideal memory disambiguation mechanisms is too complex because it would require precise address bits comparators; thus, modern microprocessors implement simplified and imprecise ones that perform only partial address comparisons. In this paper, we study the impact of such simplifications on the sustained performance of some real processors such that Alpha 21264, Power 4 and Itanium 2. Despite all the advanced features of these processors, we demonstrate in this article that memory address disambiguation mechanisms can cause significant performance loss. We demonstrate that, even if data are located in low cache levels and enough ILP exist, the performance degradation can be up to 21 times slower if no care is taken on the order of accessing independent memory addresses. Instead of proposing a hardware solution to improve load/store queues, as done in [G. Chrysos et al., (1998), S. Sethumadhavan et al., (2003), I. Park et al., (2003), A. Yoaz et al., (1999), S. Onder (2002)], we show that a software (compilation) technique is possible. Such solution is based on the classical (and robust) Id/st vectorization. Our experiments highlight the effectiveness of such method on BLAS 1 codes that are representative of vector scientific loops.
Starting Page	38
Ending Page	45
File Size	543586
Page Count	8
File Format	PDF
ISBN	0769521975
ISSN	01903918
DOI	10.1109/ICPP.2004.1327902
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-15
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Scientific computing Performance loss Optimization methods Parallel processing Performance analysis Libraries Pollution Software performance Application software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DOI: 10.1109/ICPP.2004.1327902 Improving Load/Store Queues Usage in Scientific Computing (2011)

Data distribution concepts for parallel image processing

Improving the Performance of Cluster Applications through I/O Proxy Architecture

Parallel scalable libraries and algorithms for computer vision

An integrated approach to improving the parallel application development process

Hardware/software-based diagnosis of load-store queues using expandable activity logs

Construction and performance characterization of parallel interior point solver on 4-way Intel Itanium 2 multiprocessor system

Towards an adaptive task pool implementation

Improving load balance with flexibly assignable tasks

Improving load/store queues usage in scientific computing

Similar Documents

DOI: 10.1109/ICPP.2004.1327902 Improving Load/Store Queues Usage in Scientific Computing (2011)

Data distribution concepts for parallel image processing

Improving the Performance of Cluster Applications through I/O Proxy Architecture

Parallel scalable libraries and algorithms for computer vision

An integrated approach to improving the parallel application development process

Hardware/software-based diagnosis of load-store queues using expandable activity logs

Construction and performance characterization of parallel interior point solver on 4-way Intel Itanium 2 multiprocessor system

Towards an adaptive task pool implementation

Improving load balance with flexibly assignable tasks

Improving load/store queues usage in scientific computing