NDLI: Visualizing the execution of High Performance Fortran (HPF) programs

Content Provider	IEEE Xplore Digital Library
Author	Kimelman, D. Mittal, P. Schonberg, E. Sweeney, P.F. Ko-Yang Wang Zernik, D.
Copyright Year	1995
Description	Author affiliation: IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA (Kimelman, D.; Mittal, P.; Schonberg, E.; Sweeney, P.F.; Ko-Yang Wang; Zernik, D.)
Abstract	Although the data placement programming model frees programmers from writing low level communication code, it also makes it harder for them to anticipate the performance of the code they write. In particular, the communication that is required by a given data distribution, and its impact on performance, may not be obvious from the program source. Many existing performance visualization systems could be used in attempts to investigate the performance of data placement programs; however, no published system would provide views that relate communication activity to the abstraction that is the primary focus of data placement programming: data distribution. The paper introduces new high level views of HPF program behavior that show communication activity in the context of the array distribution from which the compiler derived the communication. With these views, programmers can see not only when and where communication takes place, but also what subarrays are moving between which processors by virtue of the communication. These views provide programmers with feedback in terms of the programming model-the programmers' frame of reference. The programming model as the level programmers most readily comprehend, and it is the level at which they must improve program performance by altering data distribution. Thus, these views provide a basis for effective tuning of data placement programs.
Starting Page	750
Ending Page	759
File Size	960712
Page Count	10
File Format	PDF
ISBN	0818670746
DOI	10.1109/IPPS.1995.395865
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-04-25
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Programming profession Feedback Program processors Writing Data visualization Context Parallel programming Computer languages Communication system control Control systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DeHiFo-an advanced HPF debugging system

Load balancing HPF programs by migrating virtual processors

Visualizing high-level communication and synchronization

A visual approach for developing, understanding and analyzing parallel programs

Evaluation Of Benchmark Performance Estimation For Parallel Fortran Programs On Massively Parallel SIMD And MIMD Computers

High Performance Fortran interface to the parallel C++

Migrating CM Fortran applications to HPF

Effective communication coalescing for data-parallel applications

A multi-platform co-array Fortran compiler

Visualizing the execution of High Performance Fortran (HPF) programs

Similar Documents

DeHiFo-an advanced HPF debugging system

Load balancing HPF programs by migrating virtual processors

Visualizing high-level communication and synchronization

A visual approach for developing, understanding and analyzing parallel programs

Evaluation Of Benchmark Performance Estimation For Parallel Fortran Programs On Massively Parallel SIMD And MIMD Computers

High Performance Fortran interface to the parallel C++

Migrating CM Fortran applications to HPF

Effective communication coalescing for data-parallel applications

A multi-platform co-array Fortran compiler

Visualizing the execution of High Performance Fortran (HPF) programs