NDLI: A direct array injection technique in a fine-grain multithreading execution model

Content Provider	IEEE Xplore Digital Library
Author	Chinhyun Kim Gaudiot, J.-L.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA (Chinhyun Kim; Gaudiot, J.-L.)
Abstract	We propose on optimized array handling scheme called the direct array injection technique (DAIT) which can be used in conjunction with I-Structures to provide non-strict and parallel array accesses in a fine/medium grain multithreaded computing environment. By overlapping array production and consumption, better processor utilization can be achieved resulting in higher performance. The direct array injection technique differs from the I-Structure approach in that array elements are forwarded directly from the producer activation to the consumer activation without being buffered in a structure store. The advantages of this technique over I-Structures are: network traffic is reduced; and dynamic memory allocation from the global heap space to store arrays is avoided.
Starting Page	187
Ending Page	194
File Size	658367
Page Count	8
File Format	PDF
ISBN	0818656026
DOI	10.1109/IPPS.1994.288302
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-04-26
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multithreading Delay Parallel processing Multiprocessing systems Yarn Concurrent computing Production Manipulator dynamics Application software Data structures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reducing overheads of local communications in fine-grain parallel computation

Load balancing in distributed shared memory systems

Evaluation of various node configurations for fine-grain multithreading on stock processors

Compiler Construction for Lockstep Execution of Multithreaded Processors

Caching single-assignment structures to build a robust fine-grain multi-threading system

Programming models and system software for future high-end computing systems: work-in-progress

Fine-grain multi-thread processor architecture for massively parallel processing

A fine-grain multithreading superscalar architecture

Analyzing the benefits of a separate processor to handle messages for fine-grain multithreading

A direct array injection technique in a fine-grain multithreading execution model

Similar Documents

Reducing overheads of local communications in fine-grain parallel computation

Load balancing in distributed shared memory systems

Evaluation of various node configurations for fine-grain multithreading on stock processors

Compiler Construction for Lockstep Execution of Multithreaded Processors

Caching single-assignment structures to build a robust fine-grain multi-threading system

Programming models and system software for future high-end computing systems: work-in-progress

Fine-grain multi-thread processor architecture for massively parallel processing

A fine-grain multithreading superscalar architecture

Analyzing the benefits of a separate processor to handle messages for fine-grain multithreading

A direct array injection technique in a fine-grain multithreading execution model