NDLI: A superior class of networks for reconfigurable meshes

Content Provider	IEEE Xplore Digital Library
Author	Mazzaferri, R. Schroder, H.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Newcastle Univ., NSW, Australia (Mazzaferri, R.; Schroder, H.)
Abstract	To achieve fault tolerance through reconfiguration in mesh-connected arrays many rail networks with vastly different effectiveness and cost have been presented. The authors attempt a unified notation of these networks to allow for their comparative evaluation. They further present a method to improve the effectiveness of fault tolerant networks by combining several small switches into large crossbar switches. This method is applicable to almost all rail networks presented in the literature leading to a significant improvement of effectiveness and often also delay time along the network connections for little hardware cost. Furthermore, the switches used provide fault tolerance of the network itself, which is usually unrealistically assumed to be always fault free.
Starting Page	437
Ending Page	442
File Size	417439
Page Count	6
File Format	PDF
ISBN	0818626720
DOI	10.1109/IPPS.1992.223006
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-03-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Rails Wires Fault tolerance Costs Delay effects Hardware Logic arrays Disruption tolerant networking Redundancy
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

C/sub 3/-a powerful connection network for fault tolerance

Randomized Routing on Benes-Clos Networks

On the complexity of switch programming in fault-tolerant configurable chips

Placing Functionality in Fault-Tolerant Hardware/Software Reconfigurable Networks

A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks

A fault-tolerant protocol for atomic broadcast

The Connection Network class for Fault Tolerant Meshes

A Low Cost Low Power Quaternary LUT Cell for Fault Tolerant Applications in Future Technologies

Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays

A superior class of networks for reconfigurable meshes

Similar Documents

C/sub 3/-a powerful connection network for fault tolerance

Randomized Routing on Benes-Clos Networks

On the complexity of switch programming in fault-tolerant configurable chips

Placing Functionality in Fault-Tolerant Hardware/Software Reconfigurable Networks

A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks

A fault-tolerant protocol for atomic broadcast

The Connection Network class for Fault Tolerant Meshes

A Low Cost Low Power Quaternary LUT Cell for Fault Tolerant Applications in Future Technologies

Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays

A superior class of networks for reconfigurable meshes