NDLI: EHA: The Extremely Heterogeneous Architecture

Content Provider	IEEE Xplore Digital Library
Author	Shaoshan Liu Ro, W.W. Liu, C. Salas, A.C. Cerin, C. Jian-Jun Han Gaudiot, J.
Copyright Year	2012
Abstract	The computer industry is moving towards two extremes: extremely high-performance high-throughput cloud computing, and low-power mobile computing. Cloud computing, while providing high performance, is very costly. Google and Microsoft Bing spend billions of dollars each year to maintain their server farms, mainly due to the high power bills. On the other hand, mobile computing is under a very tight energy budget, but yet the end users demand ever increasing performance on these devices. This trend indicates that conventional architectures are not able to deliver high-performance and low power consumption at the same time, and we need a new architecture model to address the needs of both extremes. In this paper, we thus introduce our Extremely Heterogeneous Architecture (EHA) project: EHA is a novel architecture that incorporates both general-purpose and specialized cores on the same chip. The general-purpose cores take care of generic control and computation. On the other hand, the specialized cores, including GPU, hard accelerators (ASIC accelerators), and soft accelerators (FPGAs), are designed for accelerating frequently used or heavy weight applications. When acceleration is not needed, the specialized cores are turned off to reduce power consumption. We demonstrate that EHA is able to improve performance through acceleration, and at the same time reduce power consumption. Since EHA is a heterogeneous architecture, it is suitable for accelerating heterogeneous workloads on the same chip. For example, data centers and clouds provide many services, including media streaming, searching, indexing, scientific computations. The ultimate goal of the EHA project is two-fold: first, to design a chip that is able to run different cloud services on it, and through this design, we would be able to greatly reduce the cost, both recurring and non-recurring, of data centers\clouds, second, to design a light-weight EHA that runs on mobile devices, providing end users with improved experience even under tight battery budget constraints.
Starting Page	30
Ending Page	36
File Size	243010
Page Count	7
File Format	PDF
ISBN	9781467350648
ISSN	10874089
DOI	10.1109/I-SPAN.2012.11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	XML Acceleration Hardware Prefetching Energy efficiency Computer architecture Middleware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Acceleration of XML Parsing through Prefetching

Virtualization on the Tartan Reconfigurable Architecture

Accelerating and Adapting Precomputation Threads for Effcient Prefetching

APOGEE: adaptive prefetching on GPUs for energy efficiency

Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects

Device-Sensitive Framework for Handling Heterogeneous Asymmetric Clusters Efficiently

Middleware framework for integration of heterogeneous hardware and software

Case Study on a Software Communications Architecture Component for Hardware Acceleration

Parabix: Boosting the efficiency of text processing on commodity processors

EHA: The Extremely Heterogeneous Architecture

Similar Documents

Acceleration of XML Parsing through Prefetching

Virtualization on the Tartan Reconfigurable Architecture

Accelerating and Adapting Precomputation Threads for Effcient Prefetching

APOGEE: adaptive prefetching on GPUs for energy efficiency

Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects

Device-Sensitive Framework for Handling Heterogeneous Asymmetric Clusters Efficiently

Middleware framework for integration of heterogeneous hardware and software

Case Study on a Software Communications Architecture Component for Hardware Acceleration

Parabix: Boosting the efficiency of text processing on commodity processors

EHA: The Extremely Heterogeneous Architecture