NDLI: A method for estimating optimal unrolling times for nested loops

Content Provider	IEEE Xplore Digital Library
Author	Koseki, A. Komastu, H. Fukazawa, Y.
Copyright Year	1997
Description	Author affiliation: Sch. of Sci. & Eng., Waseda Univ., Tokyo, Japan (Koseki, A.)
Abstract	Loop unrolling is one of the most promising parallelization techniques, because the nature of programs causes most of the processing time to be spent in their loops. Unrolling not only the innermost loop but also outer loops greatly expands the scope for reusing data and parallelizing instructions. Nested-loop unrolling is therefore a very effective way of obtaining a higher degree of parallelism. However, we need a method for measuring the efficiency of loop unrolling that takes account of both the reuse of data and the parallelism between instructions. This paper describes a heuristic algorithm for deciding the number of times and the directions in which loops should be unrolled, through the use of information such as dependence, reuse, and machine resources. Our method is evaluated by applying benchmark tests.
Starting Page	376
Ending Page	382
File Size	782998
Page Count	7
File Format	PDF
ISBN	0818682596
ISSN	10874089
DOI	10.1109/ISPAN.1997.645123
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-12-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optimization methods Laboratories Heuristic algorithms Benchmark testing Vector processors Pipelines Information analysis Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A method for estimating optimal unrolling times for nested loops (1997)

Hybrid model for water distribution design

Alternative hyper-heuristic strategies for multi-method global optimization

A hybrid heuristic method for global optimization

Benchmarking of heuristic optimization methods

Experiences with Compiler Support for Processors with Exposed Pipelines

Adaptive front-end throttling for superscalar processors

Understand and categorize dynamically dead instructions for contemporary architectures

A new transformation into state transition algorithm for finding the global minimum

A method for estimating optimal unrolling times for nested loops

Similar Documents

A method for estimating optimal unrolling times for nested loops (1997)

Hybrid model for water distribution design

Alternative hyper-heuristic strategies for multi-method global optimization

A hybrid heuristic method for global optimization

Benchmarking of heuristic optimization methods

Experiences with Compiler Support for Processors with Exposed Pipelines

Adaptive front-end throttling for superscalar processors

Understand and categorize dynamically dead instructions for contemporary architectures

A new transformation into state transition algorithm for finding the global minimum

A method for estimating optimal unrolling times for nested loops