NDLI: A fast integral image generation algorithm on GPUs

Content Provider	IEEE Xplore Digital Library
Author	Qingqing Dang Shengen Yan Ren Wu
Copyright Year	2014
Description	Author affiliation: Baidu, Inc., Beijing Univ. of Posts & Telecommun., Beijing, China (Qingqing Dang; Shengen Yan; Ren Wu)
Abstract	Integral image, also known as summed area table is a two-dimensional table generated from an input image. Each entry in the table stores the sum of all pixels which locate on the top-left corner of the entry in the input image. Integral image is a very popular and important algorithm in computer vision and computer graphics applications. Especially in real-time computer vision, it is usually used to accelerate calculating the sum of a rectangular area. Integral image algorithm is memory-bounded. There are two typical existed image integral algorithms on GPUs. The first is the Scan-Scan algorithm. The second is the Scan-Transpose-Scan algorithm, which adopts three steps to generate the integral image. The first and the third steps are scan. In order to achieve coalesced global memory access in the third step, a transpose step is added. In this paper, we propose a novel blocked integral algorithm, which has three stages. The first stage is intra-block reduction. The second stage is auxiliary matrix scan and the third stage is intra-block scan. Compared with the Scan-Scan algorithm, our proposed scheme reduces the global memory accesses. At the same time, less local synchronizations and less load imbalance are achieved. Compared with the Scan-Transpose-Scan algorithm, our proposed algorithm only needs about half of the global memory accesses. At the same time, coalesced memory access is achieved. We implemented these three algorithms with OpenCL so that they can run on both Nvidia and AMD GPUs. We also designed an auto-tuning framework to search optimal parameters for different size of input matrix on those two platforms. The experiment result shows that our proposed algorithm gets the best performance compared with the two existed typical integral algorithms.
Sponsorship	IEEE Comput. Soc.
Starting Page	624
Ending Page	631
File Size	2736984
Page Count	8
File Format	PDF
ISBN	9781479976157
DOI	10.1109/PADSW.2014.7097862
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-16
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruction sets Kernel Algorithm design and analysis Memory management Arrays Manganese Graphics processing units OpenCL Integral image GPU Blocked Less Global Memory access
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Image Re-ranking Acceleration on GPUs

Parallelization of radial three-phase distribution power flow using GPU

PRO: Progress Aware GPU Warp Scheduling Algorithm

CLSIFT: An Optimization Study of the Scale Invariance Feature Transform on GPUs

GPU accelerated NEH algorithm

GPU based parallel image processing library for embedded systems

Automatic FFT Performance Tuning on OpenCL GPUs

Efficient Batched Predecessor Search in Shared Memory on GPUs

Accelerating Strassen-Winograd's matrix multiplication algorithm on GPUs

A fast integral image generation algorithm on GPUs

Similar Documents

Image Re-ranking Acceleration on GPUs

Parallelization of radial three-phase distribution power flow using GPU

PRO: Progress Aware GPU Warp Scheduling Algorithm

CLSIFT: An Optimization Study of the Scale Invariance Feature Transform on GPUs

GPU accelerated NEH algorithm

GPU based parallel image processing library for embedded systems

Automatic FFT Performance Tuning on OpenCL GPUs

Efficient Batched Predecessor Search in Shared Memory on GPUs

Accelerating Strassen-Winograd's matrix multiplication algorithm on GPUs

A fast integral image generation algorithm on GPUs