NDLI: Improving effective bandwidth through compiler enhancement of global cache reuse

Content Provider	IEEE Xplore Digital Library
Author	Ding, C. Kennedy, K.
Copyright Year	2001
Description	Author affiliation: Dept. of Comput. Sci., Rochester Univ., NY, USA (Ding, C.)
Abstract	Reusing data in cache is critical to achieving high performance on modern machines because it reduces the impact of the latency and bandwidth limitations of direct memory access. To date, most studies of software memory hierarchy management have focused on the latency problem. However today's machines are increasingly limited by insufficient memory bandwidth-on these machines, latency-oriented techniques are inadequate because they do not seek to minimize the total memory traffic over the whole program. This paper explores the potential for addressing bandwidth limitations by increasing global cache reuse-that is, reusing data across whole program and over the entire data collection. To this end, the paper explores a two-step global strategy. The first step fuses computations on the same data to enable the caching of repeated accesses. The second step groups data used by the same computation to bring about contiguous access to memory. While the first step reduces the frequency of memory accesses, the second step improves their efficiency. The paper demonstrates the effectiveness of this strategy and shows how to automate it in a production compiler.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Parallel Process.
File Size	457881
File Format	PDF
ISBN	0769509908
ISSN	15302075
DOI	10.1109/IPDPS.2001.924975
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-04-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bandwidth Delay Computer science Fuses Memory management Frequency Performance gain Prefetching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving effective bandwidth through compiler enhancement of global and dynamic cache reuse

Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse (0)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse (0)

Improving effective bandwidth through compiler enhancement of global cache reuse (2001)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Locality vs. criticality

Data access history cache and associated data prefetching mechanisms

Improving effective bandwidth through compiler enhancement of global cache reuse

Similar Documents

Improving effective bandwidth through compiler enhancement of global and dynamic cache reuse

Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse (0)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse (0)

Improving effective bandwidth through compiler enhancement of global cache reuse (2001)

Improving effective bandwidth through compiler enhancement of global cache reuse (2000)

Locality vs. criticality

Data access history cache and associated data prefetching mechanisms

Improving effective bandwidth through compiler enhancement of global cache reuse