NDLI: Trustworthy computing in a multi-core system using distributed scheduling

Content Provider	IEEE Xplore Digital Library
Author	McIntyre, D. Wolff, F. Papachristou, C. Bhunia, S.
Copyright Year	2010
Description	Author affiliation: Case Western Reserve University, Electrical Engineering and Computer Science, Cleveland, Ohio 44106, USA (Wolff, F.; Papachristou, C.; Bhunia, S.) \|\| Cleveland State University, Computer & Information Science, Cleveland, Ohio 44106, USA (McIntyre, D.)
Abstract	Hardware Trust is an emerging problem in semiconductor integrated circuit (IC) security due to widespread outsourcing and the stealthy nature of hardware Trojans. Conventional post-manufacturing testing, test generation algorithms and test coverage metrics cannot be readily extended to hardware Trojan detection. As a result there is a need to develop approaches that will ensure trusted in-field operation of ICs, and more generally trust in computing. We present a distributed software scheduling prototype, TADS (Trojan Aware Distributed Scheduling), to achieve a Trojan-activation tolerant trustworthy computing system in a multi-core processor potentially containing hardware Trojans. TADS is designed to be transparent to applications and can run on general purpose multicore PEs without modifications to the operating system or underlying hardware. TADS can, with high confidence, continue to correctly execute its specified queue of job subtasks in the presence of hardware Trojans in the multi-core PEs while learning the individual trustworthiness of the individual PEs. Specially crafted self-checking subtasks called bounty hunters are introduced to accelerate PE trust learning. Also, by learning and maintaining individual PE trustworthiness, the scheduler is able to achieve Trojan containment by scheduling subsequent job subtasks to PEs with high learned trust.
Starting Page	211
Ending Page	213
File Size	116340
Page Count	3
File Format	PDF
ISBN	9781424477241
e-ISBN	9781424477234
DOI	10.1109/IOLTS.2010.5560200
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-05
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Trojan horses Hardware Processor scheduling Arrays Multicore processing Manufacturing Software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Reconfigurable Processor Architecture Combining Multi-core and Reconfigurable Processing Unit

Trustworthy Computing in a MultiCore System Using Distributed Scheduling

A Parallel Skeleton Library for Multi-core Clusters

Facing the challenges of multicore processor technologies using autonomic system software

A Hybrid Task Scheduling for Multi-Core Platform

Hardware/software co-design of dataflow programs for reconfigurable hardware and multi-core platforms

Loop scheduling with complete memory latency hiding on multi-core architecture

Montgomery Modular Multiplication Algorithm on Multi-Core Systems

System-Level Evaluation of Video Processing System Using SimpleScalar-Based Multi-core Processor Simulator

Trustworthy computing in a multi-core system using distributed scheduling

Similar Documents

A Reconfigurable Processor Architecture Combining Multi-core and Reconfigurable Processing Unit

Trustworthy Computing in a MultiCore System Using Distributed Scheduling

A Parallel Skeleton Library for Multi-core Clusters

Facing the challenges of multicore processor technologies using autonomic system software

A Hybrid Task Scheduling for Multi-Core Platform

Hardware/software co-design of dataflow programs for reconfigurable hardware and multi-core platforms

Loop scheduling with complete memory latency hiding on multi-core architecture

Montgomery Modular Multiplication Algorithm on Multi-Core Systems

System-Level Evaluation of Video Processing System Using SimpleScalar-Based Multi-core Processor Simulator

Trustworthy computing in a multi-core system using distributed scheduling