NDLI: A Built-In Self-Test Scheme for Soft Error Rate Characterization

Content Provider	IEEE Xplore Digital Library
Author	Sanyal, A. Alam, S.M. Kundu, S.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Massachusetts at Amherst, Amherst, MA (Sanyal, A.)
Abstract	Soft errors caused by ionizing radiation have emerged as a major concern for current generation of CMOS technologies and the trend is expected to get worse. Soft error rate (SER) measurement, expressed as number of failures encountered per billion hours of device operation, is time consuming and involves significant test cost. The cost stems from having to connect a device-under-test to a tester for extended period of time. While built-in self-test (BIST) mechanisms have been around for over a decade, that minimizes the use of a tester; they have not been applied to measure or characterize soft error rate. This is because traditional BIST methods cannot distinguish between a soft failure and a hard failure and have no provision for counting the number of errors. In this paper, we propose a BIST design for soft error rate (SER) characterization, which obviates those issues. The proposed BIST based SER measurement scheme can be further accelerated by improved controllability and observability while unlike traditional BIST schemes, a test by test failure detection capability enables higher diagnostic resolution for single event based transient errors. We further propose to integrate this chip-level BIST-based SER characterization system with a distributed on-line scheme using a network controller that tests multiple chips in parallel and completely eliminates the need for a tester. The hardware overhead of the proposed architecture is small and it becomes insignificant for larger design.
Starting Page	65
Ending Page	70
File Size	415836
Page Count	6
File Format	PDF
ISBN	9780769532646
DOI	10.1109/IOLTS.2008.26
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-07
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Error analysis CMOS technology Costs System testing Ionizing radiation Time measurement Automatic testing Semiconductor device measurement Life estimation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Built-in current self-testing scheme (BICST) for CMOS logic circuits

A self-test methodology for restructurable WSI

Embedded compact deterministic test for IP-protected cores

On-chip rise-time measurement

BIST to Detect and Characterize Transient and Parametric Failures

Built-in Self-test Scheme for IIR Digital Filter

Cmos built-in test architecture for high-speed jitter measurement

Test resource partitioning

Generator choices for delay test

A Built-In Self-Test Scheme for Soft Error Rate Characterization

Similar Documents

Built-in current self-testing scheme (BICST) for CMOS logic circuits

A self-test methodology for restructurable WSI

Embedded compact deterministic test for IP-protected cores

On-chip rise-time measurement

BIST to Detect and Characterize Transient and Parametric Failures

Built-in Self-test Scheme for IIR Digital Filter

Cmos built-in test architecture for high-speed jitter measurement

Test resource partitioning

Generator choices for delay test

A Built-In Self-Test Scheme for Soft Error Rate Characterization