NDLI: A Function for Hard Real-Time System Search-Based Task Mapping Optimisation

Content Provider	IEEE Xplore Digital Library
Author	Sayuti, M.N.S.M. Indrusiak, L.S.
Copyright Year	2015
Description	Author affiliation: Comput. Sci. Dept., Real-Time Syst. Group, Univ. of York, York, UK (Sayuti, M.N.S.M.; Indrusiak, L.S.)
Abstract	A task mapping is deemed feasible for a hard real-time embedded system if the end-to-end response times of all tasks, which include the computation and the communication delays, does not exceed their deadlines. In this paper, we propose a new fitness function based on the concept of breakdown frequency to address the task mapping optimisation problem of hard real-time embedded systems. As a property of task mapping, the breakdown frequency is the minimal operating frequency under which a task set and its messages are able to execute in any scenario without missing their deadlines. With the frequency, unschedulable tasks and messages can become schedulable without changing the task mapping itself. These advantages are difficult to find in the state-of-the-art optimisation techniques that use the number of unschedulable tasks or latency as the property of task mapping. Results from the case studies suggest that the proposed function enables a wider design space exploration, allowing designers to easily trade-off operating frequency and core count without sacrificing hard real-time schedulability.
Starting Page	66
Ending Page	73
File Size	359412
Page Count	8
File Format	PDF
ISBN	9781479987818
ISSN	15550885
DOI	10.1109/ISORC.2015.37
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-13
Publisher Place	New Zealand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electric breakdown Optimization Time factors Time-frequency analysis Real-time systems Interference Mathematical model Task Mapping Hard Real-Time Systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simultaneous Optimisation of Task Mapping and Priority Assignment for Real-Time Embedded NoCs

Inexact End-to-End Response Time Analysis as fitness function in search-based task allocation heuristics for hard real-time network-on-chips

Reducing inter-task interference delay by optimizing bank-to-core mapping

A reactive method for real time dynamic vehicle routing problem

Genetic mapping of hard real-time applications onto NoC-based MPSoCs — A first approach

Code Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems

2004a. Optimization of soft real-time systems with deadline miss ratio constraints

A new Petri net based formalism for specification, design and analysis of real-time systems

Suspension-Aware Analysis for Hard Real-Time Multiprocessor Scheduling

A Function for Hard Real-Time System Search-Based Task Mapping Optimisation

Similar Documents

Simultaneous Optimisation of Task Mapping and Priority Assignment for Real-Time Embedded NoCs

Inexact End-to-End Response Time Analysis as fitness function in search-based task allocation heuristics for hard real-time network-on-chips

Reducing inter-task interference delay by optimizing bank-to-core mapping

A reactive method for real time dynamic vehicle routing problem

Genetic mapping of hard real-time applications onto NoC-based MPSoCs — A first approach

Code Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems

2004a. Optimization of soft real-time systems with deadline miss ratio constraints

A new Petri net based formalism for specification, design and analysis of real-time systems

Suspension-Aware Analysis for Hard Real-Time Multiprocessor Scheduling

A Function for Hard Real-Time System Search-Based Task Mapping Optimisation