NDLI: Data acquisition and control for the LCLS pixel array detector

Content Provider	IEEE Xplore Digital Library
Author	Hromalik, M.S. Philipp, H.T. Koerner, L.J. Tate, M.W. Gruner, S.M.
Copyright Year	2007
Abstract	A data Acquisition (DAQ) and control system is being developed for a pixel array detector that will be used for a single-particle scattering experiment at the linac coherent light source (LCLS). The experiment requires that sub-picosecond pulses of 8 kEV X-rays are scattered off single particles 120 times a second. The scattered X-rays are converted to charge in a 2-dimensional pixelated diode array. The charge is integrated on to the 760times760 pixel detector readout chip and digitized in-pixel. The full detector is composed of tiled 185times192 pixel readout chips. The DAQ and control system provides low-level control of the integration and read-out processes, sets the detector mode of operation, addresses the pixels and transfers the data to high-speed local storage. Low-level data processing such as reordering, frame formatting and data averaging may also be required before data transfer. The DAQ and Control system is designed in a hierarchical and modular manner using a Xilinx XC4V100FX FPGA based DAQ board and is user controlled and monitored in software using master/slave command handshaking across the PCI Express bus. This allows for a very customized yet interactive and flexible system while sustaining a data throughput to disk in excess of 1.1 Gbps. Full speed detector control and data acquisition have been achieved for a single module chip CMOS ASIC (192times185 pixels) using the system described. Simultaneous to data acquisition, the DAQ and control system will also provide low-latency data transfer to a remote massive storage system on 10 GbE.
Starting Page	1744
Ending Page	1750
File Size	786015
Page Count	7
File Format	PDF
ISBN	9781424409228
ISSN	10957863
DOI	10.1109/NSSMIC.2007.4436498
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Data acquisition Sensor arrays Control systems Detectors Light scattering Particle scattering X-ray scattering Lighting control Optical arrays Linear particle accelerator
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in