NDLI: Auto-zero stabilized CMOS amplifiers for very low voltage or current offset

Content Provider	IEEE Xplore Digital Library
Author	Dzahini, D. Ghazlane, H.
Copyright Year	2004
Description	Author affiliation: Lab. de Phys. Subatomique et de Cosmologie, Grenoble, France (Dzahini, D.)
Abstract	In this paper, we present two amplifiers designed in CMOS technology and including an auto-zero architecture for very low offset control. The first design is a high precision operational amplifier focusing on the voltage offset. It is a continuous time auto-zero stabilized architecture, that leads to a typical input offset voltage of 2 /spl mu/V-100nV//spl deg/C. The amplifier with its output buffer consumes 5mW at a supply voltage of +/- 2.5V. The gain bandwidth product is 2MHz while the slew rate is respectively -6V/ /spl mu/s and +8.8V/ /spl mu/s on 10pF with 10K/spl Omega/ load. This amplifier is suitable for the control of large dynamic (>10/sup 5/) calibration signal, and for very low DC signal instrumentation. The second design is a current mode charge pulse amplifier based on a second generation positive current conveyor topology (CCII). The bandwidth, the dynamic range and the output impedance have been optimized using an enhanced cascode current mirror. The preamplifier provides two outputs: one for the signal integration, and another going through a current comparator for a digital counting flow. The double hit resolution is less than Ins. An auto-zero compensation has been added to this preamplifier to control its output current offset down to 60nA. The total power dissipation (preamplifier + offset cancelation + comparator) is less than 1mW. This second amplifier has been designed for low power space applications, especially EUSO (Extreme Universe Space Observatory), which use multianode PMT in the configuration of a large gate time (2.5 /spl mu/s) open for charge integration.
Starting Page	6
Ending Page	10
File Size	569270
Page Count	5
File Format	PDF
ISBN	0780382579
ISSN	10823654
DOI	10.1109/NSSMIC.2003.1351987
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-10-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low voltage Pulse amplifiers Preamplifiers CMOS technology Bandwidth Space charge Operational amplifiers Calibration Instruments Pulse generation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in